A Parallel Algorithm Based On OpenMP plus STM for FPGA Timing-Driven Placement

被引：0

作者：

Zhang, Jia-qi ^{[1
]}

Lv, Hui-juan ^{[1
]}

Tan, Li-bo ^{[1
]}

Pan, Tao-tao ^{[1
]}

机构：

[1] Natl Digital Switching Syst Engn & Technol Res Ct, Zhengzhou, Henan, Peoples R China

来源：

COMPUTER SCIENCE AND TECHNOLOGY (CST2016) | 2017年

基金：

中国国家自然科学基金;

关键词：

Parallel; OpenMP; Transactional memory; FPGA; Timing-driven placement;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Traditional FPGA placement algorithms based on simulated annealing is time-consuming and thus we have proposed a parallel FPGA timing-driven placement algorithm using OpenMP + STM programming method. In this paper, we distribute swaps to multithreads by OpenMP and protect the shared memory using software transactional memory. An improved timing optimization algorithm is also added in the transaction. Experimental results on MCNC benchmarks demonstrate that our algorithm achieves a speedup of 1.6x and scales well with the increasing of threads. It also reduces the critical path delay by an average of 4.2%.

引用

页码：1185 / 1193

页数：9

共 50 条

[1] Enhancing timing-driven FPGA placement for pipelined netlists
Eguro, Ken
Hauck, Scott
2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 34 - 37
[2] A sensitivity-based timing-driven fast placement algorithm
Zhang, J.-L. (hnu.zjl@gmail.com), 2012, Chinese Institute of Electronics (40):
[3] Scalable and Deterministic Timing-Driven Parallel Placement for FPGAs
Wang, Chris
Lemieux, Guy G. F.
FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2011, : 153 - 162
[4] An Analytical Timing-Driven Algorithm for Detailed Placement
Monteiro, Jucemar
Flach, Guilherme
Johann, Marcelo
Guntzel, Jose L. A.
2015 IEEE 6TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2015,
[5] A parallel circuit-partitioned algorithm for timing-driven standard cell placement
Chandy, JA
Banerjee, P
JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1999, 57 (01) : 64 - 90
[6] Timing-Driven Placement for FPGA Architectures with Dedicated Routing Paths
Nikolic, Stefan
Zgheib, Grace
Ienne, Paolo
2020 30TH INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL), 2020, : 153 - 161
[7] A novel timing-driven placement using genetic algorithm
Yoshikawa, M
Terai, H
Fujita, T
Yamauchi, H
2003 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2003, : 237 - 242
[8] A new timing-driven standard cell placement algorithm
Chi, JC
Feng, JM
Chi, MC
2003 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2003, : 184 - 187
[9] An Effective Timing-Driven Detailed Placement Algorithm for FPGAs
Dhar, Shounak
Iyer, Mahesh A.
Adya, Saurabh
Singhal, Love
Rubanov, Nikolay
Pan, David Z.
ISPD'17: PROCEEDINGS OF THE 2017 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2017, : 151 - 158
[10] Fast Congestion-aware Timing-driven Placement for Island FPGA
Zhao, Jinpeng
Zhou, Qiang
Cai, Yici
PROCEEDINGS OF THE 2009 IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2009, : 24 - 27

← 1 2 3 4 5 →