Gate-Level Characterization: Foundations and Hardware Security Applications

被引:0
|
作者
Wei, Sheng [1 ]
Meguerdichian, Saro [1 ]
Potkonjak, Miodrag [1 ]
机构
[1] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA
关键词
Gate-level characterization; thermal conditioning; hardware Trojan horse; manufacturing variability; INPUT VECTOR CONTROL; CRYPTOGRAPHY;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Gate-level characterization (GLC) is the process of characterizing each gate of an integrated circuit (IC) in terms of its physical and manifestation properties. It is a key step in the IC applications regarding cryptography, security, and digital rights management. However, GLC is challenging due to the existence of manufacturing variability (MV) and the strong correlations among some gates in the circuit. We propose a new solution for GLC by using thermal conditioning techniques. In particular, we apply thermal control on the process of GLC, which breaks the correlations by imposing extra variations concerning gate level leakage power. The scaling factors of all the gates can be characterized by solving a system of linear equations using linear programming (LP). Based on the obtained gate level scaling factors, we demonstrate an application of GLC, hardware Trojan horse (HTH) detection, by using constraint manipulation. We evaluate our approach of GLC and HTH detection on several ISCAS85/89 benchmarks. The simulation results show that our thermally conditioned GLC approach is capable of characterizing all the gates with an average error less than the measurement error, and we can detect HTHs with 100% accuracy on a target circuit.
引用
收藏
页码:222 / 227
页数:6
相关论文
共 50 条
  • [41] A gate-level EHW chip: Implementing GA operations and reconfigurable hardware on a single LSI
    Kajitani, I
    Hoshino, T
    Nishikawa, D
    Yokoi, H
    Nakaya, S
    Yamauchi, T
    Inuo, T
    Kajihara, N
    Iwata, M
    Keymeulen, D
    Higuchi, T
    EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, 1998, 1478 : 1 - 12
  • [42] Hybrid Multi-level Hardware Trojan Detection Method for Gate-level Netlists Based on XGBoost
    Zhang Ying
    Li Shen
    Chen Xin
    Yao Jiaqi
    Mao Zhiming
    JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2021, 43 (10) : 3050 - 3057
  • [43] Software-based Gate-level Information Flow Security for IoT Systems
    Cherupalli, Hari
    Duwe, Henry
    Ye, Weidong
    Kumar, Rakesh
    Sartori, John
    50TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2017, : 328 - 340
  • [44] Hardware Trojan Detection using Unsupervised Machine Learning Algorithms in the Gate-level Netlist
    Amrita Vishwa Vidyapeetham, Amrita School of Engineering, Department of Electronics and Communication Engineering, Coimbatore, India
    Proc. CONECCT - IEEE Int. Conf. Electron., Comput. Commun. Technol.,
  • [45] Formal Verification of Gate-Level Multiple Side Channel Parameters to Detect Hardware Trojans
    Abbasi, Imran Hafeez
    Lodhi, Faiq Khalid
    Kamboh, Awais Mehmood
    Hasan, Osman
    FORMAL TECHNIQUES FOR SAFETY-CRITICAL SYSTEMS (FTSCS 2016), 2017, 694 : 75 - 92
  • [46] Hybrid multi-level hardware Trojan detection platform for gate-level netlists based on XGBoost
    Zhang, Ying
    Li, Sen
    Chen, Xin
    Yao, Jiaqi
    Mao, Zhiming
    Yang, Jizhong
    Hua, Yifeng
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2022, 16 (2-3): : 54 - 70
  • [47] Gate-Level Simulation with GPU Computing
    Chatterjee, Debapriya
    Deorio, Andrew
    Bertacco, Valeria
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2011, 16 (03)
  • [48] GLA: Gate-Level Abstraction Revisited
    Mishchenko, Alan
    Een, Niklas
    Brayton, Robert
    Baumgartner, Jason
    Mony, Hari
    Nalla, Pradeep
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 1399 - 1404
  • [49] Gate-level simulation of quantum circuits
    Viamontes, GF
    Rajagopalan, M
    Markov, IL
    Hayes, JP
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 295 - 301
  • [50] Homogeneous Ring Oscillator with Staggered Layout for Gate-level Delay Characterization
    Udo, Misaki
    Islam, Mahfuzul
    Onodera, Hidetoshi
    2022 IEEE 34TH INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES (ICMTS), 2022, : 3 - 8