Gate-Level Characterization: Foundations and Hardware Security Applications

被引:0
|
作者
Wei, Sheng [1 ]
Meguerdichian, Saro [1 ]
Potkonjak, Miodrag [1 ]
机构
[1] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA
关键词
Gate-level characterization; thermal conditioning; hardware Trojan horse; manufacturing variability; INPUT VECTOR CONTROL; CRYPTOGRAPHY;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Gate-level characterization (GLC) is the process of characterizing each gate of an integrated circuit (IC) in terms of its physical and manifestation properties. It is a key step in the IC applications regarding cryptography, security, and digital rights management. However, GLC is challenging due to the existence of manufacturing variability (MV) and the strong correlations among some gates in the circuit. We propose a new solution for GLC by using thermal conditioning techniques. In particular, we apply thermal control on the process of GLC, which breaks the correlations by imposing extra variations concerning gate level leakage power. The scaling factors of all the gates can be characterized by solving a system of linear equations using linear programming (LP). Based on the obtained gate level scaling factors, we demonstrate an application of GLC, hardware Trojan horse (HTH) detection, by using constraint manipulation. We evaluate our approach of GLC and HTH detection on several ISCAS85/89 benchmarks. The simulation results show that our thermally conditioned GLC approach is capable of characterizing all the gates with an average error less than the measurement error, and we can detect HTHs with 100% accuracy on a target circuit.
引用
收藏
页码:222 / 227
页数:6
相关论文
共 50 条
  • [21] Circuit enclaves susceptible to hardware Trojans insertion at gate-level designs
    Sebt, Seyed Mohammad
    Patooghy, Ahmad
    Beitollahi, Hakem
    Kinsy, Michel
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2018, 12 (06): : 251 - 257
  • [22] Hardware Trojans classification based on controllability and observability in gate-level netlist
    Xie, Xin
    Sun, Yangyang
    Chen, Hongda
    Ding, Yong
    IEICE ELECTRONICS EXPRESS, 2017, 14 (18):
  • [23] Hardware Trojans Classification for Gate-level Netlists based on Machine Learning
    Hasegawa, Kento
    Oya, Masaru
    Yanagisawa, Masao
    Togawa, Nozomu
    2016 IEEE 22ND INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS), 2016, : 203 - 206
  • [24] Adversarial Examples for Hardware-Trojan Detection at Gate-Level Netlists
    Nozawa, Kohei
    Hasegawa, Kento
    Hidano, Seira
    Kiyomoto, Shinsaku
    Hashimoto, Kazuo
    Togawa, Nozomu
    COMPUTER SECURITY, ESORICS 2019, 2020, 11980 : 341 - 359
  • [25] An evolutionary robot navigation system using a gate-level evolvable hardware
    Keymeulen, D
    Durantez, M
    Konaka, K
    Kuniyoshi, Y
    Higuchi, T
    EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, 1997, 1259 : 195 - 209
  • [26] Graph Centrality Algorithms for Hardware Trojan Detection at Gate-Level Netlists
    Hashemi, M.
    Momeni, A.
    Pashrashid, A.
    Mohammadi, S.
    INTERNATIONAL JOURNAL OF ENGINEERING, 2022, 35 (07): : 1375 - 1387
  • [27] The Improved COTD Technique for Hardware Trojan Detection in Gate-level Netlist
    Salmani, Hassan
    PROCEEDINGS OF THE 32ND GREAT LAKES SYMPOSIUM ON VLSI 2022, GLSVLSI 2022, 2022, : 449 - 454
  • [28] IP protection through gate-level netlist security enhancement
    Meade, Travis
    Zhang, Shaojie
    Jin, Yier
    INTEGRATION-THE VLSI JOURNAL, 2017, 58 : 563 - 570
  • [29] Gate-Level Hardware Countermeasure Comparison against Power Analysis Attacks
    Tena-Sanchez, Erica
    Potestad-Ordonez, Francisco Eugenio
    Jimenez-Fernandez, Carlos J.
    Acosta, Antonio J.
    Chaves, Ricardo
    APPLIED SCIENCES-BASEL, 2022, 12 (05):
  • [30] GATE-LEVEL SIMULATION
    DABREU, MA
    IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (06): : 63 - 71