Gate-Level Characterization: Foundations and Hardware Security Applications

被引:0
|
作者
Wei, Sheng [1 ]
Meguerdichian, Saro [1 ]
Potkonjak, Miodrag [1 ]
机构
[1] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90095 USA
关键词
Gate-level characterization; thermal conditioning; hardware Trojan horse; manufacturing variability; INPUT VECTOR CONTROL; CRYPTOGRAPHY;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Gate-level characterization (GLC) is the process of characterizing each gate of an integrated circuit (IC) in terms of its physical and manifestation properties. It is a key step in the IC applications regarding cryptography, security, and digital rights management. However, GLC is challenging due to the existence of manufacturing variability (MV) and the strong correlations among some gates in the circuit. We propose a new solution for GLC by using thermal conditioning techniques. In particular, we apply thermal control on the process of GLC, which breaks the correlations by imposing extra variations concerning gate level leakage power. The scaling factors of all the gates can be characterized by solving a system of linear equations using linear programming (LP). Based on the obtained gate level scaling factors, we demonstrate an application of GLC, hardware Trojan horse (HTH) detection, by using constraint manipulation. We evaluate our approach of GLC and HTH detection on several ISCAS85/89 benchmarks. The simulation results show that our thermally conditioned GLC approach is capable of characterizing all the gates with an average error less than the measurement error, and we can detect HTHs with 100% accuracy on a target circuit.
引用
收藏
页码:222 / 227
页数:6
相关论文
共 50 条
  • [1] Hardware Trojan Horse Detection Using Gate-Level Characterization
    Potkonjak, Miodrag
    Nahapetian, Ani
    Nelson, Michael
    Massey, Tammara
    DAC: 2009 46TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2009, : 688 - 693
  • [2] Hardware Trojan Detection with Linear Regression Based Gate-Level Characterization
    Zhang, Li
    Chang, Chip-Hong
    2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 256 - 259
  • [3] Identification of Hardware Trojan in Gate-Level Netlist
    Mondal, Anindan
    Ghosh, Archisman
    Karmakar, Shubrojyoti
    Mahalat, Mahabub Hasan
    Roy, Suchismita
    Sen, Bibhash
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2024, 33 (09)
  • [4] A gate-level model for morphogenetic evolvable hardware
    Lee, J
    Sitte, J
    2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 113 - 119
  • [5] Static Gate-Level Information Flow for Hardware Information Security with Bounded Model Checking
    Zhao, Yiqiang
    Qu, Gonsen
    Zhang, Qizhi
    Li, Yao
    Li, Zhengyang
    He, Jiaji
    2024 IEEE 42ND VLSI TEST SYMPOSIUM, VTS 2024, 2024,
  • [6] Gate-Level Netlist Reverse Engineering for Hardware Security: Control Logic Register Identification
    Meade, Travis
    Jin, Yier
    Tehranipoor, Mark
    Zhang, Shaojie
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1334 - 1337
  • [7] Hardware IP Protection Through Gate-level Obfuscation
    Li, Dongfang
    Liu, Wenchao
    Zou, Xuecheng
    Liu, Zhenglin
    2015 14TH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN AND COMPUTER GRAPHICS (CAD/GRAPHICS), 2015, : 186 - 193
  • [8] Machine learning approach to gate-level evolvable hardware
    Iba, H
    Iwata, M
    Higuchi, T
    EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, 1997, 1259 : 327 - 343
  • [9] Gate-Level Hardware Priority Resolvers for Embedded Systems
    Balasubramanian, Padmanabhan
    Maskell, Douglas L.
    JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, 2024, 14 (02)
  • [10] Robot learning using gate-level evolvable hardware
    Keymeulen, D
    Konaka, K
    Iwata, M
    Kuniyoshi, K
    Higuchi, T
    LEARNING ROBOTS, PROCEEDINGS, 1998, 1545 : 173 - 188