Low cost and low power open-loop frequency synthesiser

被引:3
|
作者
Haddad, F. [1 ]
Zaid, L. [1 ]
Sangiovanni, A. [1 ]
Scali, R. [2 ]
机构
[1] Univ Aix Marseille 1, Integrated Circuits Design Team, Inst Mat Microelect & Nanosci Provence, F-13397 Marseille 20, France
[2] Telecom SudParis, F-91011 Evry, France
关键词
TRANSCEIVER;
D O I
10.1049/el.2010.0639
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A fully integrated frequency synthesiser based on a low-cost and low-power multifunctional phase-locked loop (PLL) is proposed for frequency shift keying applications. The optimised open-loop modulation circuit and its digital control module are detailed. The 0.166 mm(2) synthesiser is implemented in a 0.28 mu m CMOS technology with 2.5 V supply voltage. Measurement results related to the open-loop frequency drift and demodulated signal together with the PLL lock time are presented.
引用
收藏
页码:982 / 983
页数:2
相关论文
共 50 条
  • [41] Design of a low-power high open-loop gain operational amplifier for capacitively-coupled instrumentation amplifiers
    Prasopsin, Pakorn
    Wattanapanitch, Woradorn
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2017, 45 (11) : 1552 - 1575
  • [42] A fully digital open-loop clock and data synchronizer for ultra-low power super-regenerative receivers
    Abbaszadeh, Saber
    Jalali, Mohsen
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2023, 51 (04) : 1579 - 1595
  • [43] A low-power and low-cost frequency doubling circuit
    Zhou, R
    Liu, J
    PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 348 - 351
  • [44] Investigating heat transmission in a wellbore for Low-Temperature, Open-Loop geothermal systems
    Brown, Christopher S.
    Falcone, Gioia
    THERMAL SCIENCE AND ENGINEERING PROGRESS, 2024, 48
  • [45] OPEN-LOOP TECHNIQUE
    LARRABEE, WF
    WALIKE, JW
    EAR NOSE & THROAT JOURNAL, 1987, 66 (03): : 119 - 119
  • [46] A 28nm FD-SOI Standard Cell 0.6-1.2V Open-Loop Frequency Multiplier for Low Power SoC Clocking
    Cochet, Martin
    Clerc, Sylvain
    Naceur, Mehdi
    Schamberger, Pierre
    Croain, Damien
    Autran, Jean-Luc
    Roche, Philipe
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1206 - 1209
  • [47] Design of Interpolated Pipeline ADC Using Low-Gain Open-Loop Amplifiers
    Lee, Hyunui
    Miyahara, Masaya
    Matsuzawa, Akira
    IEICE TRANSACTIONS ON ELECTRONICS, 2013, E96C (06): : 838 - 849
  • [48] Evaluation of Open-Loop Frequency Indicators in a Closed Loop for PID Controller Autotuning
    Vrana, Stanislav
    Sulc, Bohumil
    Oswald, Cyril
    49TH IEEE CONFERENCE ON DECISION AND CONTROL (CDC), 2010, : 4649 - 4654
  • [49] Open-Loop Control of Voice Coil Motor With Magnetic Restoring Force Using High-Low Frequency Composite Signals
    Chang, Yu-Hao
    Liu, Chien-Sheng
    Chen, I-Wei
    Tsai, Meng-Shiun
    Tseng, Hsiang-Chun
    IEEE ACCESS, 2019, 7 : 146258 - 146263
  • [50] Vision open-loop and combining open-loop with close-loop robot visual servoing
    Engineering College, Shenyang University of Technology, Liaoyang 111003, China
    不详
    Xitong Fangzhen Xuebao, 2008, 4 (1084-1087): : 1084 - 1087