Bias dependent physics-based model of low-frequency noise for nanowire type gate-all-around MOSFETs

被引:0
|
作者
Yi, Boram [1 ]
Yang, Geun Soo [2 ]
Barraud, Sylvain [3 ]
Bervard, Laurent [3 ]
Lee, Jae Woo [4 ]
Yang, Ji-Woon [4 ]
机构
[1] Samsung Co, Design Enablement Team, Hwaseong, South Korea
[2] Samsung Co, Semicond R&D Ctr, Hwaseong, South Korea
[3] Univ Grenoble Alpes, CEA LETI, Minatec Campus, Grenoble, France
[4] Korea Univ, Dept Elect & Informat Engn, Sejong, South Korea
关键词
Compact model; Gate-all-around MOSFETs; Low-frequency noise; Nanowire MOSFETs; 1/F NOISE;
D O I
10.1016/j.sse.2021.108223
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this study, the bias dependence of low-frequency noise (LFN) in nanowire type gate-all-around (GAA) MOSFETs was physically modeled. In the model, the inversion carrier density distribution was considered based on the potential in the channel that changes according to the bias. The developed model was verified with measurement data of the fabricated device. The model could help circuit designers to optimize noise performance in analog/RF applications when designing integrated circuits using nanowire-type GAA MOSFETs.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] High Frequency and Noise Model of Gate-All-Around MOSFETs
    Nae, B.
    Lazaro, A.
    Iniguez, B.
    PROCEEDINGS OF THE 2009 SPANISH CONFERENCE ON ELECTRON DEVICES, 2009, : 112 - 115
  • [2] Gate-All-Around Junctionless Nanowire MOSFET With Improved Low-Frequency Noise Behavior
    Singh, Pushpapraj
    Singh, Navab
    Miao, Jianmin
    Park, Woo-Tae
    Kwong, Dim-Lee
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (12) : 1752 - 1754
  • [3] RF and noise model of gate-all-around MOSFETs
    Lazaro, A.
    Iniguez, B.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2008, 23 (07)
  • [4] From gate-all-around to nanowire MOSFETs
    Colinge, Jean-Pierre
    CAS 2007 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2007, : 11 - 17
  • [5] On quantum effects and low frequency noise spectroscopy in Si Gate-All-Around Nanowire MOSFETs at cryogenic temperatures
    Boudier, D.
    Cretu, B.
    Simoen, E.
    Veloso, A.
    Collaert, N.
    2017 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS 2017), 2017, : 5 - 8
  • [6] A LOW-FREQUENCY NOISE STUDY OF GATE-ALL-AROUND SOI TRANSISTORS
    SIMOEN, E
    MAGNUSSON, U
    CLAEYS, C
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (11) : 2054 - 2059
  • [7] Impact of the channel doping on the low-frequency noise of gate-all-around silicon vertical nanowire pMOSFETs
    Simoen, Eddy
    Veloso, Anabela
    Matagne, Philippe
    Claeys, Cor
    SOLID-STATE ELECTRONICS, 2023, 200
  • [8] Investigation of Low-Frequency Noise in Nonvolatile Memory Composed of a Gate-All-Around Junctionless Nanowire FET
    Jeong, Ui-Sik
    Kim, Choong-Ki
    Bae, Hagyoul
    Moon, Dong-Il
    Bang, Tewook
    Choi, Ji-Min
    Hur, Jae
    Choi, Yang-Kyu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (05) : 2210 - 2213
  • [9] On trap identification in triple-gate FinFETs and Gate-All-Around Nanowire MOSFETs using low frequency noise spectroscopy
    Boudier, D.
    Cretu, B.
    Simoen, E.
    Veloso, A.
    Collaert, N.
    2017 INTERNATIONAL CONFERENCE ON NOISE AND FLUCTUATIONS (ICNF), 2017,
  • [10] Low-Frequency Noise in Vertical InAs/InGaAs Gate-All-Around MOSFETs at 15 K for Cryogenic Applications
    Ram, Mamidala Saketh
    Svensson, Johannes
    Skog, Sebastian
    Johannesson, Sofie
    Wernersson, Lars-Erik
    IEEE ELECTRON DEVICE LETTERS, 2022, 43 (12) : 2033 - 2036