Memory System Designed for Multiply-Accumulate (MAC) Engine Based on Stochastic Computing

被引:1
|
作者
Zhang, Xinyue
Wang, Yuan [1 ]
Zhang, Yawen
Song, Jiahao
Zhang, Zuodong
Cheng, Kaili
Wang, Runsheng
Huang, Ru
机构
[1] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China
来源
17TH IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2019) | 2019年
基金
中国国家自然科学基金;
关键词
convolutional neural networks (CNN); stochastic computing (SC); multiply-accumulate (MAC) engine; memory system;
D O I
10.1109/icicdt.2019.8790878
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Convolutional neural network (CNN) achieves excellent performance on fascinating tasks such as image recognition and natural language processing at the cost of high power consumption. Stochastic computing (SC) is an attractive paradigm implemented in low power applications which performs arithmetic operations with simple logic and low hardware cost. However, conventional memory structure designed and optimized for binary computing leads to extra data conversion costs, which significantly decreases the energy efficiency. Therefore, a new memory system designed for SC-based multiply-accumulate (MAC) engine applied in CNN which is compatible with conventional memory system is proposed in this paper. As a result, the overall energy consumption of our new computing structure is 0.91pJ, which is reduced by 82.1% compared with the conventional structure, and the energy efficiency achieves 164.8 TOPS/W.
引用
收藏
页数:4
相关论文
共 50 条
  • [41] A novel parallel multiply and accumulate (V-MAC) architecture based on ancient Indian Vedic Mathematics
    Thapliyal, H
    Arabnia, HR
    ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 440 - 443
  • [42] Sensitivity-Based Error Resilient Techniques With Heterogeneous Multiply-Accumulate Unit for Voltage Scalable Deep Neural Network Accelerators
    Shin, Dongyeob
    Choi, Wonseok
    Park, Jongsun
    Ghosh, Swaroop
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2019, 9 (03) : 520 - 531
  • [43] Neural Architecture Search with In-Memory Multiply-Accumulate and In-Memory Rank Based on Coating Layer Optimized C-Doped Ge2Sb2Te5 Phase Change Memory
    Yan, Longhao
    Wu, Qingyu
    Li, Xi
    Xie, Chenchen
    Zhou, Xilin
    Li, Yuqi
    Shi, Daijing
    Yu, Lianfeng
    Zhang, Teng
    Tao, Yaoyu
    Yan, Bonan
    Zhong, Min
    Song, Zhitang
    Yang, Yuchao
    Huang, Ru
    ADVANCED FUNCTIONAL MATERIALS, 2024, 34 (15)
  • [44] A 9T-SRAM in-memory computing macro for Boolean logic and multiply-and-accumulate operations
    Dai, Chenghu
    Ren, Zihua
    Guan, Lijun
    Liu, Haitao
    Gao, Mengya
    Lu, Wenjuan
    Pang, Zhiyong
    Peng, Chunyu
    Wu, Xiulong
    MICROELECTRONICS JOURNAL, 2024, 144
  • [45] A High Performance Multiply-Accumulate Unit with Double Carry-Save Scheme for 6-Input LUT Based Reconfigurable Systems
    Cini, Ugur
    Kurt, Olcay
    2015 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), 2015, : 940 - 944
  • [46] FeFET Local Multiply and Global Accumulate Voltage-Sensing Computation-In-Memory Circuit Design for Neuromorphic Computing
    Matsui, Chihiro
    Toprasertpong, Kasidit
    Takagi, Shinichi
    Takeuchi, Ken
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 32 (03) : 468 - 479
  • [47] HZO-based FerroNEMS MAC for in-memory computing
    Jadhav, Shubham
    Gund, Ved
    Davaji, Benyamin
    Jena, Debdeep
    Xing, Huili
    Lal, Amit
    APPLIED PHYSICS LETTERS, 2022, 121 (19)
  • [48] Power optimized high level synthesis of Multiply-and-accumulate (MAC) based digital filter architectures under SNR constraints
    Manga, N. Alivelu
    Latha, M. Madhavi
    2014 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2014,
  • [49] Area-Efficient digital filtering based on truncated multiply-accumulate units in residue number system 2n-1, 2n, 2n+1
    Lyakhov, P. A.
    JOURNAL OF KING SAUD UNIVERSITY-COMPUTER AND INFORMATION SCIENCES, 2023, 35 (06)
  • [50] An 8T SRAM Based Digital Compute-In-Memory Macro For Multiply-And-Accumulate Accelerating
    Wang, Zilin
    Luo, Hongyang
    Peng, ZeYang
    Chao, Xingchen
    He, Yajuan
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,