Memory System Designed for Multiply-Accumulate (MAC) Engine Based on Stochastic Computing

被引:1
|
作者
Zhang, Xinyue
Wang, Yuan [1 ]
Zhang, Yawen
Song, Jiahao
Zhang, Zuodong
Cheng, Kaili
Wang, Runsheng
Huang, Ru
机构
[1] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China
基金
中国国家自然科学基金;
关键词
convolutional neural networks (CNN); stochastic computing (SC); multiply-accumulate (MAC) engine; memory system;
D O I
10.1109/icicdt.2019.8790878
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Convolutional neural network (CNN) achieves excellent performance on fascinating tasks such as image recognition and natural language processing at the cost of high power consumption. Stochastic computing (SC) is an attractive paradigm implemented in low power applications which performs arithmetic operations with simple logic and low hardware cost. However, conventional memory structure designed and optimized for binary computing leads to extra data conversion costs, which significantly decreases the energy efficiency. Therefore, a new memory system designed for SC-based multiply-accumulate (MAC) engine applied in CNN which is compatible with conventional memory system is proposed in this paper. As a result, the overall energy consumption of our new computing structure is 0.91pJ, which is reduced by 82.1% compared with the conventional structure, and the energy efficiency achieves 164.8 TOPS/W.
引用
收藏
页数:4
相关论文
共 50 条
  • [31] A High-Speed, Energy-Efficient Two-Cycle Multiply-Accumulate (MAC) Architecture and Its Application to a Double-Throughput MAC Unit
    Hoang, Tung Thanh
    Sjalander, Magnus
    Larsson-Edefors, Per
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (12) : 3073 - 3081
  • [32] BitMAC: Bit-Serial Computation-Based Efficient Multiply-Accumulate Unit for DNN Accelerator
    Harsh Chhajed
    Gopal Raut
    Narendra Dhakad
    Sudheer Vishwakarma
    Santosh Kumar Vishvakarma
    Circuits, Systems, and Signal Processing, 2022, 41 : 2045 - 2060
  • [33] BitMAC: Bit-Serial Computation-Based Efficient Multiply-Accumulate Unit for DNN Accelerator
    Chhajed, Harsh
    Raut, Gopal
    Dhakad, Narendra
    Vishwakarma, Sudheer
    Vishvakarma, Santosh Kumar
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2022, 41 (04) : 2045 - 2060
  • [34] FPGA-Based Convolutional Neural Network Accelerator with Resource-Optimized Approximate Multiply-Accumulate Unit
    Cho, Mannhee
    Kim, Youngmin
    ELECTRONICS, 2021, 10 (22)
  • [35] An in-memory computing multiply-and-accumulate circuit based on ternary STT-MRAMs for convolutional neural networks
    Zhao, Guihua
    Jin, Xing
    Ye, Huafeng
    Peng, Yating
    Liu, Wei
    Yin, Ningyuan
    Chen, Weichong
    Chen, Jianjun
    Li, Ximing
    Yu, Zhiyi
    IEICE ELECTRONICS EXPRESS, 2022, 19 (20):
  • [36] Energy Efficient DSHE Based Analogue Multiply Accumulate Computing Crossbar Architecture
    Soni, Sandeep
    Verma, Gaurav
    Shukla, Alok Kumar
    Kaushik, Brajesh Kumar
    2023 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2024, : 21 - 25
  • [37] FPGA-Based Implementation of Comb Filters Using Sequential Multiply-Accumulate Operations for Use in Binaural Hearing Aids
    Kambalimath, Shankarayya G.
    Pandey, Prem C.
    Kulkarni, Pandurangarao N.
    Mahant-Shetti, Shivaling S.
    Hiremath, Sangamesh G.
    2014 Annual IEEE India Conference (INDICON), 2014,
  • [38] A reconfigurable high-speed and low-complexity residue number system-based multiply-accumulate channel filter for software radio receivers
    Pari, Britto J.
    Mariammal, K.
    Vaithiyanathan, D.
    WORLD JOURNAL OF ENGINEERING, 2024, 21 (01) : 16 - 30
  • [39] On Memory System Design for Stochastic Computing
    Khatamifard, S. Karen
    Najafi, M. Hassan
    Ghoreyshi, Ali
    Karpuzcu, Ulya R.
    Lilja, David J.
    IEEE COMPUTER ARCHITECTURE LETTERS, 2018, 17 (02) : 117 - 121
  • [40] High-performance multiply-accumulate unit by integrating binary carry select adder and counter-based modular wallace tree multiplier for embedding system
    Ponraj, Jeyakumar
    Jeyabharath, R.
    Veena, P.
    Srihari, Tharumar
    INTEGRATION-THE VLSI JOURNAL, 2023, 93