A 1.2 V, Highly Reliable RHBD 10T SRAM Cell for Aerospace Application

被引:17
|
作者
Dohar, Suraj Singh [1 ]
Siddharth, R. K. [1 ]
Vasantha, M. H. [1 ]
Kumar, Nithin Y. B. [1 ]
机构
[1] Natl Inst Technol Goa, Dept Elect & Commun Engn, Ponda 403401, India
关键词
Low power circuits; reliability; single event upset (SEU); static noise margin (SNM); static random access memory (SRAM) cell; MEMORY CELL;
D O I
10.1109/TED.2021.3064899
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this article, a highly reliable radiationhardened-by-design (RHBD) 10T static random access memory (SRAM) cell is proposed. In space, the impact of alpha particles and cosmic radiation flips the node data resulting in loss of data in conventional 6T SRAM. The proposed SRAM has quad-nodes, which stores the data. The architecture is designedwith a quad-latch topology and simulated in 65-nm CMOS technology with a supply voltage of 1.2 V. The result shows that the design can tolerate both 0 to 1 and 1 to 0 single event upset errors on any one of its nodes. The read and write access times of the proposed design are 88.78 and 241.77 ps, respectively. The static noise margin for read, write, and hold operations are 379.01, 906.51, and 637.1 mV, respectively. The proposed architecture takes an area of 6.52 mu m(2).
引用
收藏
页码:2265 / 2270
页数:6
相关论文
共 50 条
  • [41] Single-Ended 10T SRAM Cell with High Yield and Low Standby Power
    Shakouri, Erfan
    Ebrahimi, Behzad
    Eslami, Nima
    Chahardori, Mohammad
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (07) : 3479 - 3499
  • [42] A Soft Error Tolerant 10T SRAM Bit-Cell With Differential Read Capability
    Jahinuzzaman, Shah M.
    Rennie, David J.
    Sachdev, Manoj
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2009, 56 (06) : 3768 - 3773
  • [43] SOI FinFET Based 10T SRAM Cell Design against Short Channel Effects
    Sudha, D.
    Rani, Ch. Santhi
    Ijjada, Sreenivasa Rao
    ACTA PHYSICA POLONICA A, 2019, 135 (04) : 702 - 704
  • [44] Design of a Bit-Interleaved Low Power 10T SRAM Cell with Enhanced Stability
    Kumar, Manoj R.
    Sridevi, P., V
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (08)
  • [45] Single-Ended 10T SRAM Cell with High Yield and Low Standby Power
    Erfan Shakouri
    Behzad Ebrahimi
    Nima Eslami
    Mohammad Chahardori
    Circuits, Systems, and Signal Processing, 2021, 40 : 3479 - 3499
  • [46] Low Power 10T SRAM Cell with Improved Stability Solving Soft Error Issue
    Lorenzo, Rohit
    Paily, Roy
    PROCEEDINGS OF THE 2019 IEEE REGION 10 CONFERENCE (TENCON 2019): TECHNOLOGY, KNOWLEDGE, AND SOCIETY, 2019, : 2554 - 2558
  • [47] Stability Analysis of a Novel Proposed Low Power 10T SRAM cell for Write Operation
    Upadhyay, P.
    Kar, R.
    Mandal, D.
    Ghoshal, S. P.
    2014 FOURTH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATION TECHNOLOGIES (ACCT 2014), 2014, : 112 - 117
  • [48] Sub-threshold 10T SRAM bit cell with read/write XY selection
    Feki, Anis
    Allard, Bruno
    Turgis, David
    Lafont, Jean-Christophe
    Drissi, Faress Tissafi
    Abouzeid, Fady
    Haendler, Sebastien
    SOLID-STATE ELECTRONICS, 2015, 106 : 1 - 11
  • [49] A highly stable and low-cost 12T radiation hardened SRAM cell design for aerospace application
    Liu, Zhongyang
    Xie, Yuqiao
    Xu, Tao
    Liu, Qing
    Bi, Dawei
    Hu, Zhiyuan
    Zou, Shichang
    Zhang, Zhengxuan
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2023, 51 (08) : 3938 - 3948
  • [50] A Low-Leakage Variation-Aware 10T SRAM Cell for IoT Applications
    Raikwal, Pushpa
    Shah, Ambika Prasad
    Neema, Vaibhav
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (13)