A 1.2 V, Highly Reliable RHBD 10T SRAM Cell for Aerospace Application

被引:17
|
作者
Dohar, Suraj Singh [1 ]
Siddharth, R. K. [1 ]
Vasantha, M. H. [1 ]
Kumar, Nithin Y. B. [1 ]
机构
[1] Natl Inst Technol Goa, Dept Elect & Commun Engn, Ponda 403401, India
关键词
Low power circuits; reliability; single event upset (SEU); static noise margin (SNM); static random access memory (SRAM) cell; MEMORY CELL;
D O I
10.1109/TED.2021.3064899
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this article, a highly reliable radiationhardened-by-design (RHBD) 10T static random access memory (SRAM) cell is proposed. In space, the impact of alpha particles and cosmic radiation flips the node data resulting in loss of data in conventional 6T SRAM. The proposed SRAM has quad-nodes, which stores the data. The architecture is designedwith a quad-latch topology and simulated in 65-nm CMOS technology with a supply voltage of 1.2 V. The result shows that the design can tolerate both 0 to 1 and 1 to 0 single event upset errors on any one of its nodes. The read and write access times of the proposed design are 88.78 and 241.77 ps, respectively. The static noise margin for read, write, and hold operations are 379.01, 906.51, and 637.1 mV, respectively. The proposed architecture takes an area of 6.52 mu m(2).
引用
收藏
页码:2265 / 2270
页数:6
相关论文
共 50 条
  • [31] 10T FinFET based SRAM cell with improved stability for low power applications
    Sharma, Deepika
    Birla, Shilpi
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2022, 109 (12) : 2053 - 2068
  • [32] Design of 10T SRAM cell with improved read performance and expanded write margin
    Sachdeva, Ashish
    Tomar, V. K.
    IET CIRCUITS DEVICES & SYSTEMS, 2021, 15 (01) : 42 - 64
  • [33] A new low-power 10T SRAM cell with improved read SNM
    Pasandi, Ghasem
    Jafari, Mohsen
    Imani, Mohsen
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2015, 102 (10) : 1621 - 1633
  • [34] A Novel Low-Power and Soft Error Recovery 10T SRAM Cell
    Liu, Changjun
    Liu, Hongxia
    Yang, Jianye
    MICROMACHINES, 2023, 14 (04)
  • [35] Single Bit -Line 10T SRAM cell for Low power and High SNM
    Banga, Himanshu
    Agarwal, Dheeraj
    2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE), 2017, : 433 - 438
  • [36] Design of 10T SRAM cell with improved read performance and expanded write margin
    Sachdeva, Ashish
    Tomar, V.K.
    IET Circuits, Devices and Systems, 2021, 15 (01): : 42 - 64
  • [37] 10T SRAM Design By Using Stack Transistor Technique
    Mapari, Sneha K.
    Sharma, Manish
    2018 FOURTH INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION (ICCUBEA), 2018,
  • [38] Design of highly stable, high speed and low power 10T SRAM cell in 18-nm FinFET technology
    Kumar, Appikatla Phani
    Lorenzo, Rohit
    ENGINEERING RESEARCH EXPRESS, 2023, 5 (03):
  • [39] A 300 mV 10 MHz 4 kb 10T Subthreshold SRAM for Ultralow-Power Application
    Yang, Wei-Bin
    Wang, Chi-Hsiung
    Chuo, I-Ting
    Hsu, Huang-Hsuan
    IEEE INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATIONS SYSTEMS (ISPACS 2012), 2012,
  • [40] A highly reliable radiation hardened 8T SRAM cell design
    Lv, Yinghuan
    Wang, Qing
    Ge, Hao
    Xie, Tiantian
    Chen, Jing
    MICROELECTRONICS RELIABILITY, 2021, 125