SPA plasma for sub-100nm

被引：0
|
作者：
Murakawa, S
Nemoto, T
Iizuka, V
Yamamoto, N
Ozaki, S
机构：
[1] Tokyo Electron Ltd, Single Wafer Deposit BU, TBS Broadcast Ctr, Minato Ku, Tokyo 1078481, Japan
[2] Tokyo Electron Ltd, Kansai Technol Ctr, Tokyo 1078481, Japan
来源：
SOLID STATE TECHNOLOGY | 2003年 / 46卷 / 01期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
As semiconductor designs are downscaled to sub-100nm nodes, low thermal budgets and critical requirements for microscopic uniformities, such as low micro-roughness, along with process-dependency on crystal orientation and materials, will all be more important. To address these issues, radical process changes will be needed.
引用
收藏
页码：59 / +
页数：3
相关论文
共 50 条
  • [31] Sub-100nm strained SiCMOS: Device performance and circiait behavior
    Yang, L
    Watling, JR
    Asenov, A
    Barker, JR
    Roy, S
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 983 - 986
  • [32] CPL mask technology for sub-100nm contact hole imaging
    Kasprowicz, BS
    Conley, W
    Litt, LC
    van den Broeke, D
    Montgomery, P
    Socha, R
    Wu, W
    Lucas, K
    Roman, B
    Chen, F
    Wampler, K
    Laidig, T
    Progler, C
    Hathorn, ME
    PHOTOMASK AND NEXT GENERATION LITHOGRAPHY MASK TECHNOLOGY XI, 2004, 5446 : 624 - 631
  • [33] DIRECT LASER ABLATION OF SUB-100NM LINE STRUCTURES INTO POLYIMIDE
    PHILLIPS, HM
    CALLAHAN, DL
    SAUERBREY, R
    SZABO, G
    BOR, Z
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 1992, 54 (02): : 158 - 165
  • [34] Thermal technologies for sub-100nm CMOS scaling: Development strategies
    Meissner, P
    Hegedus, A
    Madok, J
    Thakur, R
    Miner, G
    RAPID THERMAL AND OTHER SHORT-TIME PROCESSING TECHNOLOGIES III, PROCEEDINGS, 2002, 2002 (11): : 37 - 46
  • [35] Design of sub-100nm CMOSFETs: Gate dielectrics and channel engineering
    Song, S
    Kim, WS
    Lee, JS
    Choe, TH
    Choi, JH
    Kang, MS
    Chung, UI
    Lee, NI
    Fujihara, K
    Kang, HK
    Lee, SI
    Lee, MY
    2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 190 - 191
  • [36] New resolution enhancement technology for manufacturing sub-100nm technology
    Chung, DH
    Park, JY
    Lee, MK
    Shin, IK
    Choi, SW
    Yoon, HS
    Sohn, JM
    Chen, F
    Van den Broeke, D
    OPTICAL MICROLITHOGRAPHY XV, PTS 1 AND 2, 2002, 4691 : 1492 - 1499
  • [37] Effect of Channel Length on NBTI in Sub-100nm CMOS Technology
    Jin, Lei
    Xu, Mingzhen
    2008 2ND IEEE INTERNATIONAL NANOELECTRONICS CONFERENCE, VOLS 1-3, 2008, : 597 - 600
  • [38] Vertical pass transistor design for sub-100nm DRAM technologies
    McStay, K
    Chidambarrao, D
    Mandelman, J
    Beintner, J
    Tews, H
    Weybright, M
    Wang, G
    Li, Y
    Hummler, K
    Divakaruni, R
    Bergner, W
    Crabbé, E
    Bronner, G
    Mueller, W
    2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 180 - 181
  • [39] A novel resist material for sub-100nm contact hole pattern
    Chung, JH
    Choi, SJ
    Kang, Y
    Woo, SG
    Moon, JT
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XVII, PTS 1 AND 2, 2000, 3999 : 305 - 312
  • [40] Novel high performance ArF resist for sub-100nm lithography
    Lee, G
    Koh, CW
    Jung, JC
    Jung, MH
    Kong, KK
    Kim, JS
    Shin, KS
    Choi, SJ
    Kim, YS
    Choi, YJ
    Kim, DB
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XVIII, PTS 1 AND 2, 2001, 4345 : 150 - 158
12345