SPA plasma for sub-100nm

被引：0
|
作者：
Murakawa, S
Nemoto, T
Iizuka, V
Yamamoto, N
Ozaki, S
机构：
[1] Tokyo Electron Ltd, Single Wafer Deposit BU, TBS Broadcast Ctr, Minato Ku, Tokyo 1078481, Japan
[2] Tokyo Electron Ltd, Kansai Technol Ctr, Tokyo 1078481, Japan
来源：
SOLID STATE TECHNOLOGY | 2003年 / 46卷 / 01期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
As semiconductor designs are downscaled to sub-100nm nodes, low thermal budgets and critical requirements for microscopic uniformities, such as low micro-roughness, along with process-dependency on crystal orientation and materials, will all be more important. To address these issues, radical process changes will be needed.
引用
收藏
页码：59 / +
页数：3
相关论文
共 50 条
  • [1] Sub-100nm and deep sub-100nm MOS transistor gate patterning
    Xiang, Q
    Gupta, S
    Spence, C
    Singh, B
    Yeap, GCF
    Lin, MR
    MICROELECTRONIC DEVICE TECHNOLOGY II, 1998, 3506 : 243 - 252
  • [2] The challenges in achieving sub-100nm MOSFETs
    Tasch, AF
    SECOND ANNUAL IEEE INTERNATIONAL CONFERENCE ON INNOVATIVE SYSTEMS IN SILICON, 1997 PROCEEDINGS, 1997, : 52 - 60
  • [3] Variability in sub-100nm SRAM designs
    Heald, R
    Wang, P
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 347 - 352
  • [4] NiSi salicide for sub-100nm CMOS
    Xiang, Q
    SEMICONDUCTOR SILICON 2002, VOLS 1 AND 2, 2002, 2002 (02): : 354 - 361
  • [5] Next generation scanner for sub-100nm lithography
    Fujita, I
    Sakai, F
    Uzawa, S
    OPTICAL MICROLITHOGRAPHY XVI, PTS 1-3, 2003, 5040 : 811 - 821
  • [6] Patterning sub-100nm features for submicron devices
    Kavak, H
    Goodberlet, JG
    NANOENGINEERED NANOFIBROUS MATERIALS, 2004, 169 : 529 - 534
  • [7] Approach for physical design in sub-100nm era
    Masuda, H
    Okawa, S
    Aoki, M
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5934 - 5937
  • [8] Copper contact technology for sub-100nm contacts
    Demuynck, Steven
    Zhao, Chao
    Van den Bosch, Geert
    Hinomura, Toru
    Tokei, Zsolt
    Beyer, Gerald P.
    ADVANCED METALLIZATION CONFERENCE 2007 (AMC 2007), 2008, 23 : 171 - 177
  • [9] Electrical properties of sub-100nm SiGe nanowires
    BHamawandi
    MNoroozi
    GJayakumar
    AErgl
    KZahmatkesh
    MSToprak
    HHRadamson
    Journal of Semiconductors, 2016, 37 (10) : 14 - 19
  • [10] Sub-100nm interconnects using multistep plating
    Yang, MX
    Mao, DX
    Yu, CM
    Dukovic, J
    Xi, M
    SOLID STATE TECHNOLOGY, 2003, 46 (10) : 37 - +
12345