A 600 MSPS 8-bit folding ADC in 0.18μm CMOS

被引：8

作者：

Wang, ZY ^{[1
]}

Pan, H ^{[1
]}

Chang, CM ^{[1
]}

Yu, HR ^{[1
]}

Chang, MF ^{[1
]}

机构：

[1] Univ Calif Los Angeles, Dept Elect Engn, Los Angeles, CA 90024 USA

来源：

2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS | 2004年

关键词：

A/D converter; distributed track-and-holds; capacitive averaging; folding and interpolation;

D O I：

10.1109/VLSIC.2004.1346638

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

An 8-bit folding A/D converter (ADC) achieves signal-to-noise plus distortion ratio (SNDR) of 40 dB at 600 MSample/s (MSPS) for input signals up to 200 MHz in standard 0.18-mum CMOs. Distributed T/Hs at outputs of the first-stage pre-amplifiers are employed instead of a dedicated front-end T/H. Lateral capacitors are inserted between adjacent T/H outputs to average the random mismatches in charge injection and clock skew among the distributed T/Hs. The ADC consumes 0.5-mm(2) effective chip area and dissipates 207mW from a 1.8V supply.

引用

页码：424 / 427

页数：4

共 50 条

[11] A 2 GS/s 8-bit folding and interpolating ADC in 90 nm CMOS
He Wenwei
Meng Qiao
Zhang Yi
Tang Kai
JOURNAL OF SEMICONDUCTORS, 2014, 35 (08)
[12] An 8-bit, 10 kHz, 5.1 μW, 0.18 μm CMOS SAR ADC for RFID applications with sensing capabilities
J. Marjonen
O. Vermesan
H. Rustad
Analog Integrated Circuits and Signal Processing, 2011, 66 : 389 - 405
[13] A 2 GS/s 8-bit folding and interpolating ADC in 90 nm CMOS
贺文伟
孟桥
张翼
唐凯
Journal of Semiconductors, 2014, 35 (08) : 144 - 148
[14] A 2 GS/s 8-bit folding and interpolating ADC in 90 nm CMOS
贺文伟
孟桥
张翼
唐凯
Journal of Semiconductors, 2014, (08) : 144 - 148
[15] An 8-bit, 10 kHz, 5.1 μW, 0.18 μm CMOS SAR ADC for RFID applications with sensing capabilities
Marjonen, J.
Vermesan, O.
Rustad, H.
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 66 (03) : 389 - 405
[16] 8-bit Folding ADC Based on Switched Capacitor
Costa, Wendell E. M.
Rodrigues, Sabiniano A.
Freire, Raimundo C. S.
Catunda, Sebastian Yuri
de Sousa, Fernando Rangel
2013 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE (I2MTC), 2013, : 1559 - 1563
[17] An 8-Bit 600-MSps Flash ADC Using Interpolating and Background Self-Calibrating Techniques
Paik, Daehwa
Asada, Yusuke
Miyahara, Masaya
Matsuzawa, Akira
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (02) : 402 - 414
[18] Design and Characterization of a 10bit Pipeline-ADC for 100MSps in 0.18μm CMOS
Gamauf, C.
Nemecek, A.
Leisenberger, F. P.
Promitzer, G.
PROCEEDINGS OF THE 22ND AUSTRIAN WORKSHOP ON MICROELECTRONICS (AUSTROCHIP 2014), 2014, : 11 - +
[19] Design of 8-bit SAR-ADC CMOS
Hassan, Hur A.
Halin, Izhal Abdul
Bin Aris, Ishak
Bin Hassan, Mohd Khair
2009 IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT: SCORED 2009, PROCEEDINGS, 2009, : 272 - 275
[20] An 8-bit 125Ms/s CMOS folding ADC for Gigabit Ethernet LSI
Yoon, K
Lee, J
Jeong, DK
Kim, W
2000 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2000, : 212 - 213

← 1 2 3 4 5 →