Analysis of Multifin n-FinFET for Analog Performance at 30nm Gate Length

Multi-gate FET, a self-aligned structure (FinFET) is one of the most promising device to address leakage issues and short channel effects in deeply scaled CMOS technology nodes. In order to improve the analog performance of the system the figure of merits (FoMs) of device technology should relate to those of circuit level FoMs. In this paper, based on Visual-TCAD 3-D numerical simulations, we analyze the effect of multi-fin structure and resulting impact of various RF parameters like transconductance, output resistance, intrinsic gain, parasitic resistance and capacitance, mobility, early voltage, drain conductance and cut-off frequency which affects the analog behavior of multi-fin FinFETs device.