Integrated timing-driven approach to the FPGA layout

被引：0

作者：

Danek, M ^{[1
]}

Muzikár, Z ^{[1
]}

机构：

[1] Czech Tech Univ, Dept Comp Sci & Engn, Prague 12135 2, Czech Republic

来源：

ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS | 2002年

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes a new timing-driven approach to the FPGA layout synthesis. The approach uses a global routing to assess the quality of a (partial) placement. The placement and routing algorithms use a unified nonlinear cost function that eliminates the effects of different signal net routing orders while taking into account both area and delay constraints imposed by a design.

引用

页码：693 / 696

页数：4

共 50 条

[41] Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density
Marquardt, Alexander
Betz, Vaughn
Rose, Jonathan
ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA, 1999, : 37 - 46
[42] Timing-driven decomposition of a fast barrel shifter
Das, Sabyasachi
Khatri, Sunil P.
2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 476 - 479
[43] On a new timing-driven routing tree problem
Chang, YW
Wong, DF
Zhu, K
Wong, CK
ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 420 - 423
[44] Timing-driven N-way Decomposition
Baneres, David
Cortadella, Jordi
Kishinevsky, Mike
GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, 2009, : 363 - 368
[45] High performance timing-driven rank filter
Szanto, Peter
Feher, Bela
Szedo, Gabor
2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 752 - +
[46] Buffer insertion during timing-driven placement
Papa, D.A., 2013, Springer Verlag (166 LNEE):
[47] Quadratic Timing Objectives for Incremental Timing-Driven Placement Optimization
Fogaca, Mateus
Hach, Guilherme
Monteiro, Jucemar
Johann, Marcelo
Reis, Ricardo
23RD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS CIRCUITS AND SYSTEMS (ICECS 2016), 2016, : 620 - 623
[48] Routing-aware Incremental Timing-driven Placement
Monteiro, Jucemar
Darav, Nima Karimpour
Flach, Guilherme
Fogaca, Mateus
Reis, Ricardo
Kennings, Andrew
Johann, Marcelo
Behjat, Laleh
2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 290 - 295
[49] Timing-Driven Placement for Carbon Nanotube Circuits
Wang, Chen
Jiang, Li
Hu, Shiyan
Li, Tianjian
Liang, Xiaoyao
Jing, Naifeng
Qian, Weikang
2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 362 - 367
[50] TILA: Timing-Driven Incremental Layer Assignment
Yu, Bei
Liu, Derong
Chowdhury, Salim
Pan, David Z.
2015 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2015, : 110 - 117

← 1 2 3 4 5 →