Integrated timing-driven approach to the FPGA layout

被引：0

作者：

Danek, M ^{[1
]}

Muzikár, Z ^{[1
]}

机构：

[1] Czech Tech Univ, Dept Comp Sci & Engn, Prague 12135 2, Czech Republic

来源：

ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS | 2002年

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes a new timing-driven approach to the FPGA layout synthesis. The approach uses a global routing to assess the quality of a (partial) placement. The placement and routing algorithms use a unified nonlinear cost function that eliminates the effects of different signal net routing orders while taking into account both area and delay constraints imposed by a design.

引用

页码：693 / 696

页数：4

共 50 条

[31] A network-flow approach to timing-driven incremental placement for ASICs
Duft, Shantanu
Ren, Huan
Yuan, Fenghua
Suthar, Vishal
IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 543 - +
[32] A timing-driven global routing algorithm with pin assignment, block reshaping, and positioning for building block layout
Koide, T
Wakabayashi, S
PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 577 - 583
[33] A timing-driven global routing algorithm with pin assignment, block reshaping, and positioning for building block layout
Koide, T
Wakabayashi, S
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1998, E81A (12): : 2476 - 2484
[34] Timing-driven global routing algorithm with pin assignment, block reshaping, and positioning for building block layout
Koide, Tetsushi
Wakabayashi, Shin'ichi
Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, 1998, : 577 - 583
[35] Compression-relaxation: A new approach to timing-driven placement for regular architectures
Mathur, A
Liu, CL
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (06) : 597 - 608
[36] Timing-driven entire spacing global routing
Xu, Guoqing
Zhao, Wenqing
Tang, Pushan
Tien Tzu Hsueh Pao/Acta Electronica Sinica, 1998, 26 (08): : 135 - 138
[37] An Iterative Synthesis Method For Timing-driven Design
Jie, Zhang
Lin, Jin
PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[38] Timing-driven partitioning system for multiple FPGAs
Univ of Washington, Seattle, United States
VLSI Des, 4 (309-328):
[39] Timing-driven placement by grid-warping
Xiu, Z
Rutenbar, RA
42nd Design Automation Conference, Proceedings 2005, 2005, : 585 - 590
[40] Timing-driven logic bi-decomposition
Cortadella, J
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (06) : 675 - 685

← 1 2 3 4 5 →