BRINGING NEW LIFE TO GLASS FOR WAFER-LEVEL PACKAGING APPLICATIONS

被引:5
|
作者
Santos, Rafael [1 ]
Ambrosius, Norbert [1 ]
Ostholt, Roman [1 ]
Delrue, Jean-Pol [1 ]
机构
[1] LPKF Laser & Elect AG, Garbsen, Germany
来源
2020 INTERNATIONAL WAFER LEVEL PACKAGING CONFERENCE (IWLPC) | 2020年
关键词
Glass; Through Glass Via; WLP; Fan-Out Packaging; Interposer; Spacer Wafer; Capping Wafer; Dicing;
D O I
10.23919/IWLPC52010.2020.9375851
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Glass is not a new material for Wafer-Level Packaging (WLP) applications and technologies, however, its use is still very limited. Despite its low material cost and incredibly interesting properties , traditional glass microprocessing technologies inevitably increase its cost while negatively affecting the characteristics of glass that made it initially interesting. Laser Induced Deep Etching (LIDE (R)) is a glass processing technology, developed by LPKF Laser & Electronics [1], that enables highly precise and reliable micro featuring of glass. After processing, the glass is completely defect-free (no cracks, induced thermal stress, etc.) and retains all of its properties. LIDE consists of a two-step process: i) a maskless, direct-writing laser process that only requires a single pulse to modify the whole glass thickness, and ii) a wet etching process done in batch. In summary, this is an incredibly economical technology capable of bringing new life to glass for microelectronics and enabling its full potential for WLP applications. In this work, we will show how LIDE unlocks the use of glass for RF applications by taking full advantage of fused silica's low transmission loss and by enabling the creation of metallized paths in glass connected to through glass vias (TGV). We will also present high aspect-ratio glass interposers for more affordable 2.5D architectures. The formation of spacer wafers with high-accuracy openings of any shape, the production of capping wafers with anisotropically -etched straight sidewalls that significantly increase their die density, the use of glass springs for high precision passive die alignment features, and high throughput and quality dicing/singulation of glass wafers will also be introduced
引用
收藏
页数:7
相关论文
共 50 条
  • [31] Photoresist development for wafer-level packaging process
    Irie, Makiko
    Tachi, Toshiaki
    Sawano, Atushi
    2017 IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM), 2017, : 238 - 239
  • [32] Wafer-level packaging technology for IOGbps TOSAs
    Sherrer, DW
    Brese, N
    Fisher, J
    Gaebe, C
    Heiks, NA
    Getz, J
    Rasnake, J
    Simon, ES
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 1325 - 1332
  • [33] Wafer-Level Packaging for Harsh Environment Application
    Jia, C.
    Bardong, J.
    Gruber, C.
    Kenda, A.
    Kraft, M.
    2014 4TH IEEE INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2014, : 39 - 39
  • [34] An innovative approach to wafer-level MEMS packaging
    Teomim, D
    Badihi, A
    Zilber, G
    SOLID STATE TECHNOLOGY, 2002, 45 (01) : 57 - +
  • [35] MMIC compatible wafer-level packaging technology
    Chang-Chien, P.
    Zeng, X.
    Tornquist, K.
    Nishimoto, M.
    Battung, M.
    Chung, Y.
    Yang, J.
    Farkas, D.
    Yajima, M.
    Cheung, C.
    Luo, K.
    Eaves, D.
    Lee, J.
    Uyeda, J.
    Duan, D.
    Fordham, O.
    Chung, T.
    Sandhu, R.
    Tsai, R.
    2007 INTERNATIONAL CONFERENCE ON INDIUM PHOSPHIDE AND RELATED MATERIALS, CONFERENCE PROCEEDINGS, 2007, : 14 - 17
  • [36] MEMS wafer-level packaging with conductive vias and wafer bonding
    Yun, C. H.
    Martin, J. R.
    Chen, T.
    Davis, D.
    TRANSDUCERS '07 & EUROSENSORS XXI, DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007,
  • [37] DRIE from MEMS to wafer-level packaging
    Lea, Leslie M.
    Short, Carolyn L.
    SOLID STATE TECHNOLOGY, 2007, 50 (12) : 58 - 60
  • [38] Wafer-Level Vacuum Packaging of Smart Sensors
    Hilton, Allan
    Temple, Dorota S.
    SENSORS, 2016, 16 (11)
  • [39] Wafer-level packaging: Front meets back
    Anon
    European Semiconductor, 1999, 21 (11):
  • [40] CMOS Image Sensor Wafer-level Packaging
    Matthias, Thorsten
    Kreindl, Gerald
    Dragoi, Viorel
    Wimplinger, Markus
    Lindner, Paul
    2011 12TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY AND HIGH DENSITY PACKAGING (ICEPT-HDP), 2011, : 1 - 6