BRINGING NEW LIFE TO GLASS FOR WAFER-LEVEL PACKAGING APPLICATIONS

被引:5
|
作者
Santos, Rafael [1 ]
Ambrosius, Norbert [1 ]
Ostholt, Roman [1 ]
Delrue, Jean-Pol [1 ]
机构
[1] LPKF Laser & Elect AG, Garbsen, Germany
来源
2020 INTERNATIONAL WAFER LEVEL PACKAGING CONFERENCE (IWLPC) | 2020年
关键词
Glass; Through Glass Via; WLP; Fan-Out Packaging; Interposer; Spacer Wafer; Capping Wafer; Dicing;
D O I
10.23919/IWLPC52010.2020.9375851
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Glass is not a new material for Wafer-Level Packaging (WLP) applications and technologies, however, its use is still very limited. Despite its low material cost and incredibly interesting properties , traditional glass microprocessing technologies inevitably increase its cost while negatively affecting the characteristics of glass that made it initially interesting. Laser Induced Deep Etching (LIDE (R)) is a glass processing technology, developed by LPKF Laser & Electronics [1], that enables highly precise and reliable micro featuring of glass. After processing, the glass is completely defect-free (no cracks, induced thermal stress, etc.) and retains all of its properties. LIDE consists of a two-step process: i) a maskless, direct-writing laser process that only requires a single pulse to modify the whole glass thickness, and ii) a wet etching process done in batch. In summary, this is an incredibly economical technology capable of bringing new life to glass for microelectronics and enabling its full potential for WLP applications. In this work, we will show how LIDE unlocks the use of glass for RF applications by taking full advantage of fused silica's low transmission loss and by enabling the creation of metallized paths in glass connected to through glass vias (TGV). We will also present high aspect-ratio glass interposers for more affordable 2.5D architectures. The formation of spacer wafers with high-accuracy openings of any shape, the production of capping wafers with anisotropically -etched straight sidewalls that significantly increase their die density, the use of glass springs for high precision passive die alignment features, and high throughput and quality dicing/singulation of glass wafers will also be introduced
引用
收藏
页数:7
相关论文
共 50 条
  • [21] An update on the status of wafer-level packaging
    Burggraaf, P
    SOLID STATE TECHNOLOGY, 2003, 46 (06) : 48 - +
  • [22] Wafer-level packaging technology milestones
    不详
    SOLID STATE TECHNOLOGY, 1998, 41 (10) : 42 - 42
  • [23] Challenges of Wafer-Level MEMS Packaging
    Schuler-Watkins, Sebastian
    Reichenbach, Ralf
    Hansen, Uwe
    2015 EUROPEAN MICROELECTRONICS PACKAGING CONFERENCE (EMPC), 2015,
  • [24] Essential education for wafer-level packaging
    2001, Cahners Publishing Co. Inc. (41):
  • [25] Wafer-level vacuum packaging for MEMS
    Gooch, R
    Schimert, T
    McCardel, W
    Ritchey, B
    Gilmour, D
    Koziarz, W
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A-VACUUM SURFACES AND FILMS, 1999, 17 (04): : 2295 - 2299
  • [26] Wafer-level packaging gains momentum
    Elenius, P
    SOLID STATE TECHNOLOGY, 1999, 42 (04) : 45 - +
  • [27] Wafer-level packaging technology for MEMS
    Mirza, AR
    ITHERM 2000: SEVENTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, VOL I, PROCEEDINGS, 2000, : 113 - 119
  • [28] Wafer-level packaging of micromechanical resonators
    Joseph, Paul Jayachandran
    Monajemi, Pejman
    Ayazi, Farrokh
    Kohl, Paul A.
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2007, 30 (01): : 19 - 26
  • [29] Wafer-Level Glass-Caps for Advanced Optical Applications
    Leib, Juergen
    Gyenge, Oliver
    Hansen, Ulli
    Maus, Simon
    Hauck, Karin
    Zoschke, Kai
    Toepper, Michael
    2011 IEEE 61ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2011, : 1642 - 1648
  • [30] Wafer-Level Vacuum Packaging for MEMS Resonators Using Glass Frit Bonding
    Wu, Guoqiang
    Xu, Dehui
    Xiong, Bin
    Wang, Yuchen
    Wang, Yuelin
    Ma, Yinglei
    JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2012, 21 (06) : 1484 - 1491