BRINGING NEW LIFE TO GLASS FOR WAFER-LEVEL PACKAGING APPLICATIONS

被引:5
|
作者
Santos, Rafael [1 ]
Ambrosius, Norbert [1 ]
Ostholt, Roman [1 ]
Delrue, Jean-Pol [1 ]
机构
[1] LPKF Laser & Elect AG, Garbsen, Germany
关键词
Glass; Through Glass Via; WLP; Fan-Out Packaging; Interposer; Spacer Wafer; Capping Wafer; Dicing;
D O I
10.23919/IWLPC52010.2020.9375851
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Glass is not a new material for Wafer-Level Packaging (WLP) applications and technologies, however, its use is still very limited. Despite its low material cost and incredibly interesting properties , traditional glass microprocessing technologies inevitably increase its cost while negatively affecting the characteristics of glass that made it initially interesting. Laser Induced Deep Etching (LIDE (R)) is a glass processing technology, developed by LPKF Laser & Electronics [1], that enables highly precise and reliable micro featuring of glass. After processing, the glass is completely defect-free (no cracks, induced thermal stress, etc.) and retains all of its properties. LIDE consists of a two-step process: i) a maskless, direct-writing laser process that only requires a single pulse to modify the whole glass thickness, and ii) a wet etching process done in batch. In summary, this is an incredibly economical technology capable of bringing new life to glass for microelectronics and enabling its full potential for WLP applications. In this work, we will show how LIDE unlocks the use of glass for RF applications by taking full advantage of fused silica's low transmission loss and by enabling the creation of metallized paths in glass connected to through glass vias (TGV). We will also present high aspect-ratio glass interposers for more affordable 2.5D architectures. The formation of spacer wafers with high-accuracy openings of any shape, the production of capping wafers with anisotropically -etched straight sidewalls that significantly increase their die density, the use of glass springs for high precision passive die alignment features, and high throughput and quality dicing/singulation of glass wafers will also be introduced
引用
收藏
页数:7
相关论文
共 50 条
  • [1] Vacuum wafer-level packaging for MEMS applications
    Caplet, S
    Sillon, N
    Delaye, MT
    Berruyer, P
    MICROMACHINING AND MICROFABRICATION PROCESS TECHNOLOGY VIII, 2003, 4979 : 271 - 278
  • [2] Wafer-level packaging
    Van Driel, Willem Dirk
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2007, 30 (03): : 358 - 358
  • [3] Wafer-level packaging and test
    Gilg, Larry
    Advanced Packaging, 2002, 11 (11): : 35 - 38
  • [4] Glass Frit Jetting for Advanced Wafer-Level Hermetic Packaging
    Roshanghias, Ali
    Bardong, Jochen
    Binder, Alfred
    MATERIALS, 2022, 15 (08)
  • [5] On the optimization of molding warpage for wafer-level glass interposer packaging
    Bao, Shuchao
    Li, Wei
    He, Yimin
    Zhong, Yi
    Zhang, Long
    Yu, Daquan
    JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2023, 34 (12)
  • [6] On the optimization of molding warpage for wafer-level glass interposer packaging
    Shuchao Bao
    Wei Li
    Yimin He
    Yi Zhong
    Long Zhang
    Daquan Yu
    Journal of Materials Science: Materials in Electronics, 2023, 34
  • [7] Warpage Prediction and Optimization for Wafer-Level Glass Interposer Packaging
    Zhao, Jin
    Qin, Fei
    Yu, Daquan
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2024, 14 (08): : 1394 - 1402
  • [8] Wafer-level packaging update
    Demmin, JC
    SOLID STATE TECHNOLOGY, 2003, 46 (11) : 34 - +
  • [9] A new method for the hermeticity testing of wafer-level packaging
    Lellouchi, Djemel
    Dhennin, Jeremie
    Lafontan, Xavier
    Veyrie, David
    Le Neal, Jean-Francois
    Pressecq, Francis
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2010, 20 (02)
  • [10] A New Method For Hermeticity Testing of Wafer-Level packaging
    Lellouchi, Djemel
    Dhennin, Jeremie
    Lafontan, Xavier
    Veyrie, David
    Broue, Adrien
    Le Neal, Jean-Francois
    Pressecq, Francis
    RELIABILITY, PACKAGING, TESTING, AND CHARACTERIZATION OF MEMS/MOEMS AND NANODEVICES IX, 2010, 7592