CLOCKED SEMI-FLOATING-GATE PSEUDO DIFFERENTIAL PAIR FOR LOW-VOLTAGE ANALOG DESIGN

被引：0
|
作者：
Berg, Y. [1 ]
Mirmotahari, O. [1 ]
机构：
[1] Univ Oslo, Dept Informat, N-0316 Oslo, Norway
来源：
2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2 | 2009年
关键词：
CIRCUITS;
D O I：
10.1109/ECCTD.2009.5275021
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper we present an ultra low-voltage pseudo differential pair based on a clocked semi floating-gate transistor. The clocked semi floating-gate transistors are exploited to increase the current level for ultra low supply voltages and may be used in ultra low voltage mixed signal design. The pseudo differential pair may operate at supply voltages down to 250mV. Simulated data for 90nm CMOS process with a transistor threshold voltage equal to 250mV is included.
引用
收藏
页码：441 / 444
页数：4
相关论文
共 50 条
  • [41] A tunable floating gate CMOS resistor for low-power and low-voltage applications
    Ozalevli, Erhan
    Hasler, Paul E.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4273 - +
  • [42] Ultra low-voltage/low-power digital floating-gate circuits
    Berg, Y
    Wisland, DT
    Lande, TS
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, 46 (07): : 930 - 936
  • [43] Control of threshold voltage in low-voltage organic complementary inverter circuits with floating gate structures
    Yokota, Tomoyuki
    Nakagawa, Takashi
    Sekitani, Tsuyoshi
    Noguchi, Yoshiaki
    Fukuda, Kenjiro
    Zschieschang, Ute
    Klauk, Hagen
    Takeuchi, Ken
    Takamiya, Makoto
    Sakurai, Takayasu
    Someya, Takao
    APPLIED PHYSICS LETTERS, 2011, 98 (19)
  • [44] Floating-Gate-Based Intrinsic Plasticity with Low-Voltage Rate Control
    Nease, Stephen
    Chicca, Elisabetta
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 2507 - 2510
  • [45] Low-voltage single-phase clocked Quasi-Adiabatic Pass-Gate Logic
    Loo, Edward K.
    Chen, Harry I. A.
    Kuo, James B.
    Syrzycki, Marek
    2007 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, 2007, : 1645 - 1648
  • [46] Low voltage pseudo floating-gate all-pass filter
    Næss, . (onass@ifi.uio.no), IEEE Circuits and Systems Society; Hiroshima University (Institute of Electrical and Electronics Engineers Inc.):
  • [47] Low voltage pseudo floating-gate all-pass filter
    Næss, O
    Berg, Y
    Lande, TS
    Halvorsrod, T
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2004, : 69 - 72
  • [48] Active Current Mirrors for Low-Voltage Analog Circuit Design
    Matias Miguez
    Joel Gak
    Alejandro Oliva
    Alfredo Arnaud
    Circuits, Systems, and Signal Processing, 2017, 36 : 4869 - 4885
  • [49] Active Current Mirrors for Low-Voltage Analog Circuit Design
    Miguez, Matias
    Gak, Joel
    Oliva, Alejandro
    Arnaud, Alfredo
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2017, 36 (12) : 4869 - 4885
  • [50] LOW-VOLTAGE ANALOG CIRCUIT-DESIGN TECHNIQUES - A REVIEW
    KATO, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (04) : 414 - 423
12345