CLOCKED SEMI-FLOATING-GATE PSEUDO DIFFERENTIAL PAIR FOR LOW-VOLTAGE ANALOG DESIGN

被引：0
|
作者：
Berg, Y. [1 ]
Mirmotahari, O. [1 ]
机构：
[1] Univ Oslo, Dept Informat, N-0316 Oslo, Norway
来源：
2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2 | 2009年
关键词：
CIRCUITS;
D O I：
10.1109/ECCTD.2009.5275021
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper we present an ultra low-voltage pseudo differential pair based on a clocked semi floating-gate transistor. The clocked semi floating-gate transistors are exploited to increase the current level for ultra low supply voltages and may be used in ultra low voltage mixed signal design. The pseudo differential pair may operate at supply voltages down to 250mV. Simulated data for 90nm CMOS process with a transistor threshold voltage equal to 250mV is included.
引用
收藏
页码：441 / 444
页数：4
相关论文
共 50 条
  • [21] Low-voltage floating-gate CMOS buffer
    Oezalevli, Erhar
    Qureshi, Muhammad S.
    Hasler, Paul E.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1872 - +
  • [22] Low-voltage floating-gate current mirrors
    Berg, Y
    Lande, TS
    Naess, S
    TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 21 - 24
  • [23] Very low-voltage analog signal processing based on quasi-floating gate transistors
    Ramírez-Angulo, J
    López-Martín, AJ
    Carvajal, RG
    Chavero, FM
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (03) : 434 - 442
  • [24] The Design and Optimization of Low-Voltage Pseudo Differential Pair Operational Transconductance Amplifier in 130 nm CMOS Technology
    Shahroury, Fadi R.
    Riad, Ishraq
    2016 UKSIM-AMSS 18TH INTERNATIONAL CONFERENCE ON COMPUTER MODELLING AND SIMULATION (UKSIM), 2016, : 361 - 365
  • [25] A New Design for Compact Floating-Gate Transistor Based Low-Voltage Four-Quadrant Analog Current Multiplier
    Bhawna Aggarwal
    Ranveer Dhawan
    Niharika Narang
    Arabian Journal for Science and Engineering, 2022, 47 : 14455 - 14470
  • [26] A New Design for Compact Floating-Gate Transistor Based Low-Voltage Four-Quadrant Analog Current Multiplier
    Aggarwal, Bhawna
    Dhawan, Ranveer
    Narang, Niharika
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2022, 47 (11) : 14455 - 14470
  • [27] Design of a Novel Low-voltage Low-dissipation Pseudo Differential Ring VCO
    School of Physics and Micro-Electronics Science, Hunan University, Changsha
    410082, China
    Hunan Daxue Xuebao, 10 (117-122):
  • [28] A new family of very low-voltage analog circuits based on quasi-floating-gate transistors
    Ramírez-Angulo, J
    Urquidi, CA
    González-Carvajal, R
    Torralba, A
    López-Martín, A
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2003, 50 (05) : 214 - 220
  • [29] A low-voltage full y-differential current-mode analog CMOS integrator using floating-gate MOSFETs
    Inoue, T
    Nakane, H
    Fukuju, Y
    Sánchez-Sinencio, E
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 145 - 148
  • [30] A low-voltage √x Floating-Gate MOS integrator
    Rodríguez, EO
    Yúfera, A
    Rueda, A
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL I: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 184 - 187
12345