A novel SOI-LDMOS with field plate auxiliary doping layer that has improved breakdown voltage

被引:5
|
作者
Xiang, Zhenyu [1 ]
Lin, Yonghui [1 ]
Zhang, Chunwei [1 ]
Guo, Haijun [1 ]
Li, Yang [1 ]
Yue, Wenjing [1 ]
Gao, Song [1 ]
Kan, Hao [1 ]
机构
[1] Univ Jinan, Sch Informat Sci & Engn, Jinan 250022, Peoples R China
基金
中国国家自然科学基金;
关键词
Field plate (FP); Lateral double diffused MOS (LDMOS); Silicon on insulator (SOI); Charge balance; Field plate auxiliary doping layer (FPADL); PERFORMANCE;
D O I
10.1016/j.sse.2021.108227
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Field plate (FP) is a widely used electric field optimization technique in lateral power devices. However, we found that the electric field distribution optimized by FP still has poor uniformity due to the excessive induced charges at the end of FP. To solve the problem, a novel silicon on insulator based lateral double diffused metal oxide semiconductor (SOI-LDMOS) with a field plate auxiliary doping layer (FPADL) is proposed. Our investigation proved that the FPADL introduces an additional part of space charge and partially balances the excessive induced charges at the end of FP. As a result, the FPADL introduces an additional electric field peak and improves the electric field distribution. Thereby, the SOI-LDMOS with FPADL has improved breakdown voltage (BV). The effect of FPADL is verified experimentally. In our experiment, the FPADL is realized by modifying the mask of buffer layer to avoid increasing the process cost. The measurement results showed that, comparing with the conventional SOI-LDMOS with FP, the proposed SOI-LDMOS with FPADL improved the BV by 9.52% with the onresistance and the process cost maintained. Therefore, the proposed SOI-LDMOS with FPADL is a promising device.
引用
收藏
页数:7
相关论文
共 50 条
  • [41] An Analytical Breakdown Model for the SOI LDMOS With Arbitrary Drift Doping Profile by Using Effective Substrate Voltage Method
    Yang, Kemeng
    Guo, Yufeng
    Zhang, Jun
    Yao, Jiafei
    Li, Man
    Du, Ling
    Huang, Xiaoming
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2020, 8 (01): : 49 - 56
  • [42] A novel SOI LDMOS with a trench gate and field plate and trench drain for RF applications
    Zhang, Haipeng
    Jiang, Lifei
    Sun, Lingling
    Li, Wenjun
    Zhou, Lei
    Hua, Boxing
    Xu, Liyan
    Lin, Mi
    2007 INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES, VOLS 1-3, 2007, : 34 - +
  • [43] Super junction LDMOS with enhanced dielectric layer electric field for high breakdown voltage
    王文廉
    张波
    李肇基
    半导体学报, 2011, 32 (02) : 28 - 32
  • [44] Super junction LDMOS with enhanced dielectric layer electric field for high breakdown voltage
    Wang Wenlian
    Zhang Bo
    Li Zhaoji
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (02)
  • [45] Improving breakdown, conductive, and thermal performances for SOI high voltage LDMOS using a partial compound buried layer
    Hu, Shengdong
    Luo, Jun
    Jiang, YuYu
    Cheng, Kun
    Chen, Yinhui
    Jin, Jingjing
    Wang, Jian'an
    Zhou, Jianlin
    Tang, Fang
    Zhou, Xichuan
    Gan, Ping
    SOLID-STATE ELECTRONICS, 2016, 117 : 146 - 151
  • [46] Back gate induced breakdown mechanisms for thin layer SOI field P-channel LDMOS
    Zhou, Xin
    Qiao, Ming
    He, Yitao
    Yang, Wen
    Li, Zhaoji
    Zhang, Bo
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 89 : 216 - 224
  • [47] A novel LDMOS with a junction field plate and a partial N-buried layer
    Shi Xian-Long
    Luo Xiao-Rong
    Wei Jie
    Tan Qiao
    Liu Jian-Ping
    Xu Qing
    Li Peng-Cheng
    Tian Rui-Chao
    Ma Da
    CHINESE PHYSICS B, 2014, 23 (12)
  • [48] A novel LDMOS with a junction field plate and a partial N-buried layer
    石先龙
    罗小蓉
    魏杰
    谭桥
    刘建平
    徐青
    李鹏程
    田瑞超
    马达
    Chinese Physics B, 2014, 23 (12) : 427 - 431
  • [49] A novel high breakdown voltage lateral bipolar transistor on SOI with multizone doping and multistep oxide
    Loan, Sajad A.
    Qureshi, S.
    Iyer, S. S. Kumar
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2009, 24 (02)
  • [50] A novel partial SOI LDMOSFET with a trench and buried P layer for breakdown voltage improvement
    Orouji, Ali A.
    Mahabadi, S. E. Jamali
    Keshavarzi, P.
    SUPERLATTICES AND MICROSTRUCTURES, 2011, 50 (05) : 449 - 460