A novel SOI-LDMOS with field plate auxiliary doping layer that has improved breakdown voltage

被引:5
|
作者
Xiang, Zhenyu [1 ]
Lin, Yonghui [1 ]
Zhang, Chunwei [1 ]
Guo, Haijun [1 ]
Li, Yang [1 ]
Yue, Wenjing [1 ]
Gao, Song [1 ]
Kan, Hao [1 ]
机构
[1] Univ Jinan, Sch Informat Sci & Engn, Jinan 250022, Peoples R China
基金
中国国家自然科学基金;
关键词
Field plate (FP); Lateral double diffused MOS (LDMOS); Silicon on insulator (SOI); Charge balance; Field plate auxiliary doping layer (FPADL); PERFORMANCE;
D O I
10.1016/j.sse.2021.108227
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Field plate (FP) is a widely used electric field optimization technique in lateral power devices. However, we found that the electric field distribution optimized by FP still has poor uniformity due to the excessive induced charges at the end of FP. To solve the problem, a novel silicon on insulator based lateral double diffused metal oxide semiconductor (SOI-LDMOS) with a field plate auxiliary doping layer (FPADL) is proposed. Our investigation proved that the FPADL introduces an additional part of space charge and partially balances the excessive induced charges at the end of FP. As a result, the FPADL introduces an additional electric field peak and improves the electric field distribution. Thereby, the SOI-LDMOS with FPADL has improved breakdown voltage (BV). The effect of FPADL is verified experimentally. In our experiment, the FPADL is realized by modifying the mask of buffer layer to avoid increasing the process cost. The measurement results showed that, comparing with the conventional SOI-LDMOS with FP, the proposed SOI-LDMOS with FPADL improved the BV by 9.52% with the onresistance and the process cost maintained. Therefore, the proposed SOI-LDMOS with FPADL is a promising device.
引用
收藏
页数:7
相关论文
共 50 条
  • [31] A low specific on-resistance SOI LDMOS with a novel junction field plate
    Luo Yin-Chun
    Luo Xiao-Rong
    Hu Gang-Yi
    Fan Yuan-Hang
    Li Peng-Cheng
    Wei Jie
    Tan Qiao
    Zhang Bo
    CHINESE PHYSICS B, 2014, 23 (07)
  • [32] A Novel High Performance SOI LDMOS with Buried Stepped Gate Field Plate
    Hongchao Hu
    Hongli Dai
    Luoxin Wang
    Haitao Lyu
    Yuming Xue
    Tu Qian
    Transactions on Electrical and Electronic Materials, 2023, 24 : 538 - 546
  • [33] A Novel High Performance SOI LDMOS with Buried Stepped Gate Field Plate
    Hu, Hongchao
    Dai, Hongli
    Wang, Luoxin
    Lyu, Haitao
    Xue, Yuming
    Qian, Tu
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2023, 24 (06) : 538 - 546
  • [34] An Improved On-resistance High Voltage LDMOS with Junction Field Plate
    Wei, Jie
    Luo, Xiaorong
    Shi, Xianlong
    Tian, Ruichao
    Zhang, Bo
    Li, Zhaoji
    2014 IEEE 26TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & IC'S (ISPSD), 2014, : 127 - 130
  • [35] A new analytical model for the surface electric field distribution and breakdown voltage of the SOI trench LDMOS
    Hu, Xia-Rong
    Zhang, Bo
    Luo, Xiao-Rong
    Wang, Yuan-Gang
    Lei, Tian-Fei
    Li, Zhao-Ji
    CHINESE PHYSICS B, 2012, 21 (07)
  • [36] A low specific on-resistance SOI LDMOS with a novel junction field plate
    罗尹春
    罗小蓉
    胡刚毅
    范远航
    李鹏程
    魏杰
    谭桥
    张波
    Chinese Physics B, 2014, 23 (07) : 694 - 698
  • [37] A new analytical model for the surface electric field distribution and breakdown voltage of the SOI trench LDMOS
    胡夏融
    张波
    罗小蓉
    王元刚
    雷天飞
    李肇基
    Chinese Physics B, 2012, 21 (07) : 596 - 599
  • [38] Novel SJ-LDMOS on SOI with step doping surface-implanted layer
    Chen, Wanjun
    Zhang, Bo
    Li, Zhaoji
    2007 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS; VOL 2: SIGNAL PROCESSING, COMPUTATIONAL INTELLIGENCE, CIRCUITS AND SYSTEMS, 2007, : 1256 - +
  • [39] Thin film SOI and SOS LDMOS structures with linear doping profile and enlarged field plate
    Roig, J
    Flores, D
    Cortés, I
    Hidalgo, S
    Millán, J
    2004 24TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, VOLS 1 AND 2, 2004, : 141 - 144
  • [40] Degradation analysis in SOI LDMOS transistors with steep retrograde doping profile and source field plate
    Cortés, I
    Roig, J
    Flores, D
    Urresti, J
    Hidalgo, S
    Millán, J
    2005 Spanish Conference on Electron Devices, Proceedings, 2005, : 91 - 96