Advances in 3D CMOS Sequential Integration

被引：0

作者：

Batude, P. ^{[1
]}

Vinet, M. ^{[1
]}

Pouydebasque, A. ^{[1
]}

Le Royer, C. ^{[1
]}

Previtali, B. ^{[1
]}

Tabone, C. ^{[1
]}

Hartmann, J. -M. ^{[1
]}

Sanchez, L. ^{[1
]}

Baud, L. ^{[1
]}

Carron, V. ^{[1
]}

Toffoli, A. ^{[1
]}

Allain, F. ^{[1
]}

Mazzocchi, V. ^{[1
]}

Lafond, D. ^{[1
]}

Thomas, O. ^{[1
]}

Cueto, O. ^{[1
]}

Bouzaida, N. ^{[1
]}

Fleury, D. ^{[2
]}

Amara, A.

Deleonibus, S. ^{[1
]}

Faynot, O. ^{[1
]}

机构：

[1] CEA, LETI, MINATEC, 17 Rue Martyrs, F-38054 Grenoble, France

[2] SMicroelect, F-38926 Crolles, France

来源：

2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING | 2009年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

For the first time 3D sequential CMOS integration turns up to be an actual competitor for sub 22nm technology nodes. Thanks to the original use of molecular bonding, high quality top Si active layers are obtained. Thermally robust bottom salicide goes through the whole top FET processing without any significant sheet resistance degradation. The low temperature integration of raised source and drain for top layers is demonstrated. A decrease by 44 of the Equivalent Oxide Thickness is measured when a low thermal budget process is implemented. The electrostatic coupling between stacked FETs is demonstrated thanks to an ultra thin inter layer dielectric thickness of 60nm. It leads to a threshold voltage dynamic shift of 130mV enabling SRAM stabilization.

引用

页码：319 / +

页数：2

共 50 条

[41] 3D Sequential Integration: Application-driven technological achievements and guidelines
Batude, P.
Brunet, L.
Fenouillet-Beranger, C.
Andrieu, F.
Colinge, J-P.
Lattard, D.
Vianello, E.
Thuries, S.
Billoint, O.
Vivet, P.
Santos, C.
Mathieu, B.
Sklenard, B.
Lu, C. -M. V.
Micout, J.
Deprat, F.
Mercado, E. Avelar
Ponthenier, F.
Rambal, N.
Samson, M. -P.
Cassc, M.
Hentz, S.
Arcamone, J.
Sicard, G.
Hutin, L.
Pasini, L.
Ayres, A.
Rozeau, O.
Berthelon, R.
Nemouchi, F.
Rodriguez, P.
Pin, J-B.
Larmagnac, D.
Dubous, A.
Ripoche, V.
Barraud, S.
Allouti, N.
Barola, S.
Vizioz, C.
Hartmann, J. -M.
Kerdiles, S.
Alba, P. Acosta
Beaurepaire, S.
Beugin, V.
Fournel, F.
Besson, P.
Loup, V.
Gassilloud, R.
Martin, E.
Garros, X.
2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
[42] Sequential 3D: Key integration challenges and opportunities for advanced semiconductor scaling
Vandooren, A.
Witters, L.
Franco, J.
Mallik, A.
Parvais, B.
Wu, Z.
Walke, A.
Deshpande, V.
Rosseel, E.
Hikavyy, A.
Li, W.
Peng, L.
Rassoul, N.
Jamieson, G.
Inoue, F.
Verbinnen, G.
Devriendt, K.
Teugels, L.
Heylen, N.
Vecchio, E.
Zheng, T.
Waldron, N.
De Heyn, V.
Mocuta, D.
Collaert, N.
2018 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2018), 2018, : 145 - 148
[43] 3D reconstruction of cultural heritages: Challenges and advances on precise mesh integration
Santos Junior, Jurandir de Oliveira
Vrubel, Alexandre
Bellon, Olga R. P.
Silva, Luciano
COMPUTER VISION AND IMAGE UNDERSTANDING, 2012, 116 (12) : 1195 - 1207
[44] Recent advances in low temperature process In view of 3D VLSI integration
Fenouillet-Beranger, C.
Batude, P.
Brunet, L.
Mazzocchi, V.
Lu, C-M. V.
Deprat, F.
Micout, J.
Samson, M-P.
Previtali, B.
Besombes, P.
Rambal, N.
Lapras, V.
Andrieu, F.
Billoint, O.
Brocard, M.
Thuries, S.
Cibrario, G.
Acosta-Alba, P.
Mathieu, B.
Kerdiles, S.
Nemouchi, F.
Arvet, C.
Besson, P.
Loup, V.
Gassilloud, R.
Garros, X.
Leroux, C.
Beugin, V.
Guerin, C.
Benoit, D.
Pasini, L.
Hartmann, J-M.
Vinet, M.
2016 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2016,
[45] Monolithic 3D Integration Advances and Challenges: From Technology to System Levels
Ebrahimi, Mohammad Sadegh
Hills, Gage
Sabry, Mohamed M.
Shulaker, Max M.
Wei, Hai
Wu, Tony F.
Mitra, Subhasish
Wong, H. -S. Philip
2014 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2014,
[46] Recent Advances and New Trends in Nanotechnology and 3D Integration for Semiconductor Industry
Lau, John H.
CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 805 - 825
[47] First demonstration of a CMOS over CMOS 3D VLSI CoolCube™ integration on 300mm wafers
Brunet, L.
Batude, P.
Fenouillet-Beranger, C.
Besombes, P.
Hortemel, L.
Ponthenier, F.
Previtali, B.
Tabone, C.
Royer, A.
Agraffeil, C.
Euvrard-Colnat, C.
Seignard, A.
Morales, C.
Fournel, F.
Benaissa, L.
Signamarcheix, T.
Besson, P.
Jourdan, M.
Kachtouli, R.
Benevent, V.
Hartmann, J. -M.
Comboroure, C.
Allouti, N.
Posseme, N.
Vizioz, C.
Arvet, C.
Barnola, S.
Kerdiles, S.
Baud, L.
Pasini, L.
Lu, C. -M. V.
Deprat, F.
Toffoli, A.
Romano, G.
Guedj, C.
Delaye, V.
Boeuf, F.
Faynot, O.
Vinet, M.
2016 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2016,
[48] CMOS: compatible wafer bonding for MEMS and wafer-level 3D integration
Dragoi, Viorel
Pabo, Eric
Burggraf, Juergen
Mittendorfer, Gerald
MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2012, 18 (7-8): : 1065 - 1075
[49] 3D TV ADVANCES
不详
ELECTRONICS WORLD & WIRELESS WORLD, 1995, (1708): : 180 - 180
[50] 3D CMOS-Memristor Hybrid Circuits: Devices, Integration, Architecture, and Applications
Cheng, Kwang-Ting
Strukov, Dmitri B.
ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2012, : 33 - 40

← 1 2 3 4 5 →