Advances in 3D CMOS Sequential Integration

被引：0

作者：

Batude, P. ^{[1
]}

Vinet, M. ^{[1
]}

Pouydebasque, A. ^{[1
]}

Le Royer, C. ^{[1
]}

Previtali, B. ^{[1
]}

Tabone, C. ^{[1
]}

Hartmann, J. -M. ^{[1
]}

Sanchez, L. ^{[1
]}

Baud, L. ^{[1
]}

Carron, V. ^{[1
]}

Toffoli, A. ^{[1
]}

Allain, F. ^{[1
]}

Mazzocchi, V. ^{[1
]}

Lafond, D. ^{[1
]}

Thomas, O. ^{[1
]}

Cueto, O. ^{[1
]}

Bouzaida, N. ^{[1
]}

Fleury, D. ^{[2
]}

Amara, A.

Deleonibus, S. ^{[1
]}

Faynot, O. ^{[1
]}

机构：

[1] CEA, LETI, MINATEC, 17 Rue Martyrs, F-38054 Grenoble, France

[2] SMicroelect, F-38926 Crolles, France

来源：

2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING | 2009年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

For the first time 3D sequential CMOS integration turns up to be an actual competitor for sub 22nm technology nodes. Thanks to the original use of molecular bonding, high quality top Si active layers are obtained. Thermally robust bottom salicide goes through the whole top FET processing without any significant sheet resistance degradation. The low temperature integration of raised source and drain for top layers is demonstrated. A decrease by 44 of the Equivalent Oxide Thickness is measured when a low thermal budget process is implemented. The electrostatic coupling between stacked FETs is demonstrated thanks to an ultra thin inter layer dielectric thickness of 60nm. It leads to a threshold voltage dynamic shift of 130mV enabling SRAM stabilization.

引用

页码：319 / +

页数：2

共 50 条

[31] Recent Advances and Future Challenges in 2.5D/3D Heterogeneous Integration
Karnik, Tanay
ISPD'22: PROCEEDINGS OF THE 2022 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2022, : 95 - 95
[32] More-Than-Moore: 3D Heterogeneous Integration into CMOS Technologies
Wang, Albert
Chen, Qi
Li, Cheng
Lu, Fei
Wang, Chenkun
Zhang, Feilong
Wang, X. Shawn
Ng, Jimmy
Xie, Ya-Hong
Ma, Rui
Wang, Li
Lin, Lin
2017 IEEE 12TH INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS (NEMS), 2017, : 1 - 4
[33] 3D Heterogeneous Integration Strategy for Physically Flexible CMOS Electronic Systems
Shaikh, Sohail Faizan
El-Atab, Nazek
Hussain, Muhammad Mustafa
IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 2189 - 2195
[34] 3D Integration
Gupta, Piyush
2019 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2019,
[35] 28nm FDSOI CMOS technology (FEOL and BEOL) thermal stability for 3D Sequential Integration: yield and reliability analysis
Cavalcante, C.
Fenouillet-Beranger, C.
Batude, P.
Garros, X.
Federspiel, X.
Lacord, J.
Kerdiles, S.
Royet, A. S.
Acosta-Alba, P.
Rozeau, O.
Barral, V
Arnaud, F.
Planes, N.
Sassoulas, P. O.
Ghegin, E.
Beneyton, R.
Gregoire, M.
Weber, O.
Guerin, C.
Arnaud, L.
Moreau, S.
Kies, R.
Romano, G.
Rambal, N.
Magalhaes, A.
Ghibaudo, G.
Colinge, J. P.
Vinet, M.
Andrieu, F.
2020 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2020,
[36] Hybrid InGaAs/SiGe CMOS Circuits with 2D and 3D Monolithic Integration
Deshpande, V.
Hahn, H.
Djara, V.
O'Connor, E.
Caimi, D.
Sousa, M.
Fompeyrine, J.
Czornomaz, L.
2017 47TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2017, : 244 - 247
[37] 3-D Sequential Integration: A Key Enabling Technology for Heterogeneous Co-Integration of New Function With CMOS
Batude, Perrine
Ernst, Thomas
Arcamone, Julien
Arndt, Gregory
Coudrain, Perceval
Gaillardon, Pierre-Emmanuel
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2012, 2 (04) : 714 - 722
[38] Key process steps for high performance and reliable 3D Sequential Integration
Lu, C-M. V.
Deprat, F.
Fenouillet-Beranger, C.
Batude, P.
Garros, X.
Tsiara, A.
Leroux, C.
Gassilloud, R.
Nouguier, D.
Ney, D.
Federspiel, X.
Besombes, P.
Toffoli, A.
Romano, G.
Rambal, N.
Delaye, V.
Barge, D.
Samson, M. -P.
Previtali, B.
Tabone, C.
Pasini, L.
Brunet, L.
Andrieu, F.
Micoud, J.
Skotnicki, T.
Vinet, M.
2017 SYMPOSIUM ON VLSI TECHNOLOGY, 2017, : T226 - T227
[39] Towards 500°C SPER activated devices for 3D Sequential Integration
Micout, J.
Sklenard, B.
Batude, P.
Berthelon, R.
Rafhay, Q.
Lacord, J.
Mathieu, B.
Pasini, L.
Saghi, Z.
Delaye, V.
Brunet, L.
Fenouillet-Beranger, C.
Joblot, S.
Mazen, F.
Mazzocchi, V.
Colinge, J-P.
Ghibaud, G.
Vinet, M.
2017 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2017,
[40] Guidelines for intermediate Back End Of Line (BEOL) for 3D sequential integration
Fenouillet-Beranger, C.
Beaurepaire, S.
Deprat, F.
de Sousa, A. Ayeres
Brunet, L.
Batude, P.
Rozeau, O.
Andrieu, F.
Besombes, P.
Samson, M. -P.
Previtali, B.
Nemouchi, F.
Rodriguez, G.
Rodriguez, P.
Famulok, R.
Rambal, N.
Balan, V.
Saghi, Z.
Jousseaume, V.
Guerin, C.
Ibars, F.
Proud, F.
Nouguier, D.
Ney, D.
Delaye, V.
Dansas, H.
Federspiel, X.
Vinet, M.
2017 47TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2017, : 252 - 255

← 1 2 3 4 5 →