VIRTUAL CHANNEL AWARE SCHEDULING FOR REAL TIME DATA-FLOWS ON NETWORK ON-CHIP

被引:0
|
作者
Mechabber, Mohammed Amine [1 ]
Loukil, Lakhdar [1 ]
Olejnik, Richard [2 ]
Benyamina, Abou El Hassan [1 ]
Aroui, Abdelkader [3 ]
机构
[1] Univ Oran 1 Ahmed Ben Bella, Comp Sci Dept, Oran, Algeria
[2] Univ Lille, CNRS, Cent Lille, IMT Lille Douai, Lille, France
[3] Satellite Dev Ctr, Oran, Algeria
来源
关键词
Embedded Systems; Network on-Chip; Real Time systems; Router; Wormhole;
D O I
10.12694/scpe.v20i3.1423
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
The increasing complexity of real-time applications presents a challenge to researchers and software designers. The tasks of these applications usually exchange many data-flows and often need to satisfy real-time constraints. Although the Network on-Chip (NoC) paradigm offers an underlying communication infrastructure that gives more hardware resources, tasks and data-flows cannot be performed before their deadlines. In recent works, preemptive wormhole switching with fixed priority has been introduced to meet real-time constraints of real-time applications. However, it suffers some bottleneck such as hardware requirement where none of these works takes account of the number of implemented Virtual Channels on the router. To alleviate this problem, we propose a novel scheduler for soft real-time data-flows application that takes into account the lack on resource in routers in term of Virtual Channels. Experimental results obtained on a benchmark of synthetic and soft real applications have shown the efficiency of our approach in term of real-time constraints satisfaction for data-flow traffics and hardware requirements.
引用
收藏
页码:495 / 509
页数:15
相关论文
共 50 条
  • [1] Network-on-Chip Aware Scheduling of Hard-Real-Time Tasks
    Shekhar, Mayank
    Ramaprasad, Harini
    Mueller, Frank
    2014 9TH IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS (SIES), 2014,
  • [2] A virtual channel router for on-chip networks
    Kavaldjiev, N
    Smit, GJM
    Jansen, PG
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 289 - 293
  • [3] A transparent virtual channel power gating method for on-chip network routers
    Zhou, Wu
    Ouyang, Yiming
    Li, Jianhua
    Xu, Dongyu
    INTEGRATION-THE VLSI JOURNAL, 2023, 88 : 286 - 297
  • [4] Energy-Aware Placement and Scheduling of Network Traffic Flows with Deadlines on Virtual Network Functions
    El Khoury, Nicolas
    Ayouhi, Sara
    Assi, Chadi
    2016 5TH IEEE INTERNATIONAL CONFERENCE ON CLOUD NETWORKING (IEEE CLOUDNET), 2016, : 89 - 94
  • [5] Power-aware test scheduling in network-on-chip using variable-rate on-chip clocking
    Liu, CS
    Iyengar, V
    Shi, JF
    Cota, E
    23RD IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2005, : 349 - 354
  • [6] Low-power-aware virtual channel allocation algorithm for network on chip
    Zhou, Fang
    Wu, Ning
    Zhou, Lei
    Zhang, Ying
    Dongnan Daxue Xuebao (Ziran Kexue Ban)/Journal of Southeast University (Natural Science Edition), 2013, 43 (02): : 263 - 267
  • [7] Leakage-aware interconnect for on-chip network
    Tsai, YF
    Narayaynan, V
    Xie, Y
    Irwin, MJ
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 230 - 231
  • [8] Differentiating Network Flows for Priority-Aware Scheduling of Incoming Packets in Real-Time IoT Systems
    Blumschein, Christoph
    Behnke, Ilja
    Thamsen, Lauritz
    Kao, Odej
    2022 IEEE 25TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC 2022), 2022, : 61 - 68
  • [9] Traffic Aware Scheduling Algorithm for Network on Chip
    Raina, Ashwini
    Muthukumar, V.
    PROCEEDINGS OF THE 2009 SIXTH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, VOLS 1-3, 2009, : 877 - 882
  • [10] Improving power and performance of on-chip network through virtual channel sharing and power gating
    Xu, Dongyu
    Ouyang, Yiming
    Zhou, Wu
    Liang, Huaguo
    INTEGRATION-THE VLSI JOURNAL, 2023, 93