Runtime leakage power estimation technique for combinational circuits

被引：0

作者：

Lin, Yu-Shiang ^{[1
]}

Sylvester, Dennis ^{[1
]}

机构：

[1] Univ Michigan, EECS, 1301 Beal Ave, Ann Arbor, MI 48109 USA

来源：

PROCEEDINGS OF THE ASP-DAC 2007 | 2007年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper carefully examines subthreshold leakage during circuit operation (runtime) and develops a novel analysis technique to capture this important effect, which is currently ignored in traditional steady-state leakage calculation approaches. We implement novel dynamic and static estimation methods that provide significant speed improvements over full SPICE simulations and yield estimation errors of approximately 12% on average compared to more than 2X errors in steady-state based subthreshold leakage analysis.

引用

页码：660 / +

页数：2

共 50 条

[1] EFFECT of LEAKAGE POWER REDUCTION TECHNIQUES on COMBINATIONAL CIRCUITS
Manoranjani, M.
Ravi, T.
Ramya, R.
PROCEEDINGS OF 2015 ONLINE INTERNATIONAL CONFERENCE ON GREEN ENGINEERING AND TECHNOLOGIES (IC-GET), 2015,
[2] A novel technique for reducing leakage current of VLSI combinational circuits
Jaffari, J
Afzali-Kusha, A
16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 207 - 210
[3] VSF: A leakage power evaluation model for CMOS combinational circuits
Micro-Processor Research and Development Center, Peking University, Beijing 100871, China
Pan Tao Ti Hsueh Pao, 2007, 5 (789-795):
[4] Leakage and Leakage Sensitivity Computation for Combinational Circuits
Acar, Emrah
Devgan, Anirudh
Nassif, Sani R.
JOURNAL OF LOW POWER ELECTRONICS, 2005, 1 (02) : 172 - 181
[5] Leakage and leakage sensitivity computation for combinational circuits
Acar, E
Devgan, A
Rao, R
Liu, Y
Su, HH
Nassif, S
Burns, J
ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2003, : 96 - 99
[6] A new method for power estimation and optimization of combinational circuits
Aldeen, Ahmed Sammy
Al-Asaad, Hussain
2007 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2007, : 198 - +
[7] Minimum leakage vector with sparse power gating - A Combinational approach for standby leakage power reduction in CMOS circuits
Udayanga, G. W. G. K. N.
Thayaparan, S.
2019 4TH IEEE INTERNATIONAL CIRCUITS AND SYSTEMS SYMPOSIUM (ICSYS), 2019,
[8] Maximum leakage power estimation for CMOS circuits
Bobba, S
Hajj, IN
IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS, 1999, : 116 - 124
[9] Analytical models for RTL power estimation of combinational and sequential circuits
Gupta, S
Najm, FN
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (07) : 808 - 814
[10] FirmLeak: A framework for efficient and accurate runtime estimation of leakage power by firmware
Joseph, Arun
Haridass, Anand
Lefurgy, Charles
Rachamalla, Spandana
Pai, Sreekanth
Chinnakkonda, Diyanesh
Goyal, Vidushi
2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 464 - 469

← 1 2 3 4 5 →