Fast Lane Boundary Recognition by a Parallel Image Processor

被引：0
|
作者：
Premachandra, Chinthaka [1 ]
Gohara, Ryo [2 ]
Kato, Kiyotaka [2 ]
机构：
[1] Shibaura Inst Technolody, Sch Engn, Tokyo 1358548, Japan
[2] Tokyo Univ Sci, Grad Sch Engn, Tokyo 1258585, Japan
来源：
2016 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS (SMC) | 2016年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Much past research related to road domain detection has focused on lane detection. Commonly, this is performed by applying edge detection to a road image, then applying a Hough transform to perform straight-line detection. Detected straight lines are then analyzed to extract lane boundaries. However, the Hough transform is calculation intensive, requiring long processing times. This paper applies a parallel processor to image detection and investigates a Hough transform suited to parallel processing to realize faster lane detection.
引用
收藏
页码：947 / 952
页数：6
相关论文
共 50 条
  • [1] Application of massively parallel embedded processor MX to image processing and image recognition
    Nakajima, Masami
    Kondo, Hiroyuki
    Arimoto, Kazutami
    Kyokai Joho Imeji Zasshi/Journal of the Institute of Image Information and Television Engineers, 2009, 63 (09): : 1193 - 1195
  • [2] Architecture of the parallel hierarchical network for fast image recognition
    Timchenko, Leonid
    Wojcik, Waldemar
    Kokriatskaia, Natalia
    Kutaev, Yuriy
    Ivasyuk, Igor
    Kotyra, Andrzej
    Smailova, Saule
    PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH-ENERGY PHYSICS EXPERIMENTS 2016, 2016, 10031
  • [3] A VERY FAST PARALLEL PROCESSOR
    CHRIST, NH
    TERRANO, AE
    IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (04) : 344 - 350
  • [4] PARALLEL PROCESSOR FOR FAST EVENT ANALYSIS
    HENSLEY, DC
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1983, 30 (05) : 3913 - 3916
  • [5] Recognition of Fast Lane Changing Behavior
    Guo, Yingshi
    Wang, Chang
    INTERNATIONAL CONFERENCE OF COMPUTATIONAL METHODS IN SCIENCES AND ENGINEERING 2014 (ICCMSE 2014), 2014, 1618 : 482 - 485
  • [6] Development of Image Recognition Processor Based on Configurable Processor
    Miyamori, Takashi
    Tanabe, Jun
    Taniguchi, Yasuhiro
    Furukawa, Kenji
    Kozakaya, Tatsuo
    Nakai, Hiroaki
    Miyamoto, Yukimasa
    Maeda, Ken-ichi
    Matsui, Masataka
    JOURNAL OF ROBOTICS AND MECHATRONICS, 2005, 17 (04) : 437 - 446
  • [7] Optimization of the FPGA Parallel Image Processor
    Brylski, Przemyslaw
    Strzelecki, Michal
    2012 JOINT CONFERENCE NEW TRENDS IN AUDIO & VIDEO AND SIGNAL PROCESSING: ALGORITHMS, ARCHITECTURES, ARRANGEMENTS, & APPLICATIONS (NTAV-SPA 2012), 2012, : 183 - 188
  • [8] Image preprocessing with a parallel optoelectronic processor
    Rudi, Ali Gholami
    Jalili, Saeed
    COMPUTERS & ELECTRICAL ENGINEERING, 2015, 46 : 554 - 565
  • [9] Chromosome image segmentation on PAL parallel image processor
    Shi, HC
    Gader, P
    Li, HZ
    PARALLEL AND DISTRIBUTED METHODS FOR IMAGE PROCESSING, 1997, 3166 : 289 - 297
  • [10] A FAST DIGITAL IMAGE-PROCESSOR
    VIITANEN, J
    PULKKINEN, O
    COMPUTERS AND ARTIFICIAL INTELLIGENCE, 1986, 5 (01): : 61 - 66
12345