共 50 条
- [12] Low Power CMOS Design Technique for Power Switches Gating RESEARCH JOURNAL OF PHARMACEUTICAL BIOLOGICAL AND CHEMICAL SCIENCES, 2016, 7 (04): : 222 - 230
- [13] Adaptive clock gating technique for low power IP core design in SoC Jisuanji Xuebao/Chinese Journal of Computers, 2007, 30 (05): : 823 - 830
- [15] Adaptive clock gating technique for low power IP core in SoC design 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 2120 - 2123
- [16] An adaptive on-chip voltage regulation technique for low-power applications ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, : 20 - 24
- [17] Adaptive on-chip voltage regulation technique for low-power applications Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers, 2000, : 20 - 24
- [18] On signal-gating schemes for low-power adders CONFERENCE RECORD OF THE THIRTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2001, : 867 - 871