The least upper bound of power dissipation in CMOS circuits

被引：0
|
作者：
Zhao, ZX [1 ]
Min, YH [1 ]
机构：
[1] Chinese Acad Sci, Inst Comp Technol, CAD Lab, Ctr Fault Tolerant Comp, Beijing 100080, Peoples R China
来源：
FIFTH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN & COMPUTER GRAPHICS, VOLS 1 AND 2 | 1997年
关键词：
power dissipation; CMOS circuit; Boolean process; IC CAD;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Power dissipation has become as important a consideration as speed and area in IC design, In CMOS circuits, power dissipation mainly depends on switching activities, Boolean process introduced by the authors enables us to find a general expression of number of transitions for any input vector pair. This paper presents an approach to tile calculation of Me beast upper bound of power dissipation in CMOS circuits which is significant for estimation of power dissipation and comparison of designs to reduce power dissipation.
引用
收藏
页码：506 / 511
页数：6
相关论文
共 50 条
  • [41] Research On Power Dissipation of ERSFQ Circuits
    Chen, Liyun
    Niu, Minghui
    Li, Guanqun
    Gao, Xiaoping
    Xu, Wanning
    Ying, Liliang
    Ren, Jie
    Wang, Zhen
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2021, 31 (05)
  • [42] Low power CMOS circuits with clocked power
    Wu, XW
    Pedram, M
    2000 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: ELECTRONIC COMMUNICATION SYSTEMS, 2000, : 513 - 516
  • [43] COMMENTS ON A LEAST UPPER BOUND ON QUANTIZATION ERROR
    NAGLE, HT
    IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 1969, AC14 (04) : 433 - &
  • [44] Using simulated annealing to generate input pairs to measure the maximum power dissipation in combinational CMOS circuits
    Pawlovsky, Alberto Palacios
    IEICE ELECTRONICS EXPRESS, 2005, 2 (04): : 115 - 120
  • [45] Disigning A Novel Architecture to Reduce Stand by and Dynamic Power Dissipation for Sleepy Keeper Cmos Logic Circuits
    Mallaraddi, Vidyavati
    Rajani, H. P.
    Kamate, S. S.
    BIOSCIENCE BIOTECHNOLOGY RESEARCH COMMUNICATIONS, 2020, 13 (13): : 137 - 143
  • [46] Univariate Power Analysis Attacks Exploiting Static Dissipation of Nanometer CMOS VLSI Circuits for Cryptographic Applications
    Bellizia, Davide
    Bongiovanni, Simone
    Monsurro, Pietro
    Scotti, Giuseppe
    Trifiletti, Alessandro
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2017, 5 (03) : 329 - 339
  • [47] Accurate power estimation for CMOS circuits
    Shiue, WT
    IEEE REGION 10 INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONIC TECHNOLOGY, VOLS 1 AND 2, 2001, : 829 - 833
  • [48] Dynamic Power Saving for CMOS Circuits
    Yeap, Kim Ho
    Ng, Len Luet
    Mazlan, Ahmad Uzair
    Loh, Siu Hong
    Tshai, Kim Hoe
    JURNAL KEJURUTERAAN, 2024, 36 (04): : 1399 - 1407
  • [49] Peak power estimation for CMOS circuits
    Kuang, JS
    Niu, XY
    He, HZ
    Min, YH
    7TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL XV, PROCEEDINGS: COMMUNICATION, CONTROL, SIGNAL AND OPTICS, TECHNOLOGIES AND APPLICATIONS, 2003, : 322 - 325
  • [50] ACCURATE SIMULATION OF POWER DISSIPATION IN VLSI CIRCUITS
    KANG, SM
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (05) : 889 - 891
12345