The least upper bound of power dissipation in CMOS circuits

被引：0
|
作者：
Zhao, ZX [1 ]
Min, YH [1 ]
机构：
[1] Chinese Acad Sci, Inst Comp Technol, CAD Lab, Ctr Fault Tolerant Comp, Beijing 100080, Peoples R China
来源：
FIFTH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN & COMPUTER GRAPHICS, VOLS 1 AND 2 | 1997年
关键词：
power dissipation; CMOS circuit; Boolean process; IC CAD;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Power dissipation has become as important a consideration as speed and area in IC design, In CMOS circuits, power dissipation mainly depends on switching activities, Boolean process introduced by the authors enables us to find a general expression of number of transitions for any input vector pair. This paper presents an approach to tile calculation of Me beast upper bound of power dissipation in CMOS circuits which is significant for estimation of power dissipation and comparison of designs to reduce power dissipation.
引用
收藏
页码：506 / 511
页数：6
相关论文
共 50 条
  • [1] Estimation of Upper Bound of Power Dissipation in QCA Circuits
    Srivastava, Saket
    Sarkar, Sudeep
    Bhanja, Sanjukta
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2009, 8 (01) : 116 - 127
  • [2] Multifractal Behavior of the Power Dissipation of CMOS Circuits
    Qiang, W.
    Cao, H.
    EDSSC: 2008 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2008, : 41 - +
  • [3] Variation of Power Dissipation for Adiabatic CMOS and Conventional CMOS Digital Circuits
    Goyal, Sakshi
    Singh, Gurvinder
    Sharma, Pushpinder
    2015 2ND INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2015, : 162 - 166
  • [4] Low power dissipation CMOS output driver circuits
    Parnklang, J
    Kumwachara, K
    Kongtanasunthorn, P
    IEEE 2000 TENCON PROCEEDINGS, VOLS I-III: INTELLIGENT SYSTEMS AND TECHNOLOGIES FOR THE NEW MILLENNIUM, 2000, : 466 - 469
  • [5] Modifying test vectors for reducing power dissipation in CMOS circuits
    Higami, Y
    Kobayashi, SY
    Takamatsu, Y
    FIRST IEEE INTERNATION WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2002, : 431 - 433
  • [6] Nonparametric estimation of average power dissipation in CMOS VLSI circuits
    Yuan, LP
    Teng, CC
    Kang, SM
    PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1996, : 225 - 228
  • [7] Bose-Einstein statistics on power dissipation of CMOS circuits
    Qiang Wei
    Cao Yang
    Yan Yuanyuan
    Gao Xun
    CHINESE JOURNAL OF ELECTRONICS, 2007, 16 (01): : 54 - 58
  • [8] A LEAST UPPER BOUND
    COOKE, R
    AMERICAN MATHEMATICAL MONTHLY, 1985, 92 (10): : 741 - 742
  • [9] Power Dissipation Estimation of CMOS Digital Circuits at the Gate Level in VHDL
    Chereja, Verginia-Iulia-Maria
    Potarniche, Adriana-Ioana
    Ranga, Sergiu-Alex
    Kirei, Botond Sandor
    Topa, Marina Dana
    2018 13TH INTERNATIONAL SYMPOSIUM ON ELECTRONICS AND TELECOMMUNICATIONS (ISETC), 2018, : 63 - 66
  • [10] Power dissipation analysis and optimization of deep submicron CMOS digital circuits
    Gu, RX
    Elmasry, MI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (05) : 707 - 713
12345