Double-Gate ZnO TFT Active Rectifier

被引：0
|
作者：
Sun, Kaige G. [1 ,2 ]
Choi, Kyusun [3 ]
Jackson, Thomas N. [1 ,2 ]
机构：
[1] Penn State Univ, Mat Res Inst, Ctr Thin Film Devices, University Pk, PA 16802 USA
[2] Penn State Univ, Dept Elect Engn, University Pk, PA 16802 USA
[3] Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA
来源：
2014 72ND ANNUAL DEVICE RESEARCH CONFERENCE (DRC) | 2014年
基金：
美国国家科学基金会;
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：269 / +
页数：2
相关论文
共 50 条
  • [31] Fringe Capacitance Model of a Double-Gate MOSFET with Gate Underlap
    Kosala, Pruthvi Raj
    Nandi, Ashutosh
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 1510 - 1513
  • [32] Independent gate skewed logic in double-gate SOI technology
    Cakici, T
    Mahmoodi, H
    Mukhopadhyay, S
    Roy, K
    2005 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2005, : 83 - 84
  • [33] Reduction of off-current in self-aligned double-gate TFT with mask-free symmetric LDD
    Zhang, SD
    Han, RQ
    Sin, JKO
    Chan, M
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (08) : 1490 - 1492
  • [34] Double-gate tunnel FET with high-κ gate dielectric
    Boucart, Kathy
    Mihai Ionescu, Adrian
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (07) : 1725 - 1733
  • [35] Simulation of OTA's with Double-Gate Graded-Channel MOSFETS using the Symmetric Doped Double-Gate Model
    Contreras, E.
    Cerdeira, A.
    Pavanello, M. A.
    MICROELECTRONICS TECHNOLOGY AND DEVICES - SBMICRO 2010, 2010, 31 (01): : 75 - 81
  • [36] Self-Aligned-Gate ZnO TFT Circuits
    Mourey, Devin A.
    Zhao, Dalong A.
    Jackson, Thomas N.
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (04) : 326 - 328
  • [37] A Novel Double-Gate MOSFET Architecture as an Inverter
    Aakansha
    Kumar, Manoj
    IETE JOURNAL OF RESEARCH, 2023, 69 (11) : 8218 - 8225
  • [38] On the electrostatics of double-gate and cylindrical nanowire MOSFETs
    Gnani E.
    Reggiani S.
    Rudan M.
    Baccarani G.
    Journal of Computational Electronics, 2005, 4 (1-2) : 71 - 74
  • [39] Amorphous silicon active gate for polysilicon TFT
    France Telecom/CNET, Lannion, France
    Electron Lett, 1 (70-71):
  • [40] Integration challenges for double-gate MOSFET technologies
    Maszara, WP
    MATERIALS ISSUES IN NOVEL SI-BASED TECHNOLOGY, 2002, 686 : 59 - 68
12345