Timing analysis of an optically differential reconfigurable gate array for dynamically reconfigurable processors

被引：0
|
作者：
Watanabe, M [1 ]
Kobayashi, F [1 ]
机构：
[1] Kyushu Inst Technol, Dept Syst Innovat & Informat, Fukuoka 8208502, Japan
来源：
ERSA '04: THE 2004 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS | 2004年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：311 / 311
页数：1
相关论文
共 50 条
  • [31] Fiber remote configuration for an optically reconfigurable gate array
    Ueno, Yumiko
    Watanabe, Minoru
    2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 460 - 463
  • [32] A 9-context Optically Reconfigurable Gate Array
    Mabuchi, Takayuki
    Watanabe, Minoru
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 1 - 4
  • [33] Optically Reconfigurable Gate Array with a Triple Modular Redundancy
    Yoshinaga, Toru
    Watanabe, Minoru
    2019 6TH INTERNATIONAL CONFERENCE ON SPACE SCIENCE AND COMMUNICATION (ICONSPACE2019), 2019, : 276 - 279
  • [34] Direct optical communication on an optically reconfigurable gate array
    Furukawa, Shinya
    Halim, Ili Shairah Abdul
    Watanabe, Minoru
    Kobayashi, Fuminori
    2016 FIFTH INTERNATIONAL CONFERENCE ON FUTURE COMMUNICATION TECHNOLOGIES (FGCT), 2016, : 17 - 20
  • [35] Optically reconfigurable liquid crystal logic gate array
    Wang, YJ
    Guo, ZY
    Zhang, YX
    Zhang, TQ
    INTEGRATED OPTOELECTRONICS, 1996, 2891 : 159 - 165
  • [36] Timing Analysis of Tasks on Runtime Reconfigurable Processors
    Damschen, Marvin
    Bauer, Lars
    Henkel, Joerg
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (01) : 294 - 307
  • [37] Multicore Architectures With Dynamically Reconfigurable Array Processors for Wireless Broadband Technologies
    Han, Wei
    Yi, Ying
    Muir, Mark
    Nousias, Ioannis
    Arslan, Tughrul
    Erdogan, Ahmet T.
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (12) : 1830 - 1843
  • [38] Design of an Optically Differential Reconfigurable Gate Array VLSI chip with optically and electrically controlled logic blocks
    Watanabe, M
    Kobayashi, F
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 287 - 288
  • [39] Fast reconfiguration experiments of an optically differential reconfigurable gate array with nine configuration contexts
    Nakajima, Mao
    Watanabe, Minoru
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2013 - 2016
  • [40] Test Compression for Dynamically Reconfigurable Processors
    Inoue, Hiroaki
    Yamada, Junya
    Yoneda, Hideyuki
    Togawa, Katsumi
    Motomura, Masato
    Furuta, Koichiro
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2011, 4 (04)
12345