Performance Study of Core2Duo Desktop Processors

被引:0
|
作者
Saif, Abduljalil R. A. [1 ]
Bin Jumari, Kasmiran [1 ]
机构
[1] Univ Kebangsaan Malaysia, Elect Elect & Syst Engn Dept, Bangi 43600, Selangor, Malaysia
关键词
Core2Duo; OpenMP; Memory performance; Benchmarks;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The multicore processors turned out to open the doors to make the desktop to have parallel and high performance capability. In this paper, the performance study for these systems is presented, in which the studies were carried out on the Intel's Core2Duo processor with an OpenMP programming integrated into Microsoft visual studio C++ 2005 and Intel C++ 10.1.020 compiler. Using multithreaded programming, this paper provides the performance measurement for dual core over a single core and assessing the performance of the OpenMP multithreaded programming on a Core2Duo processor. The speedup of dual-core over a single core and the behaviour of Core2Duo processor with OpenMP programming are reported. Our results reveal that the Core2Duo performance with OpenMP multithreaded programming falls behind the Core2Duo performance in a sequential mode when the workload exceeds the size of the L2 cache, also the dual core speedup drops drastically to about 1.1. Finally we measured the performance using the Stream and Stream2 benchmarks and analyse the running results.
引用
收藏
页码:515 / 519
页数:5
相关论文
共 50 条
  • [21] Memory performance and scalability of Intel's and AMD's dual-core processors: A case study
    Peng, Lu
    Peir, Jih-Kwon
    Prakash, Tribuvan K.
    Chen, Yen-Kuang
    Koppelman, David
    2007 IEEE INTERNATIONAL PERFORMANCE COMPUTING AND COMMUNICATIONS CONFERENCE, VOLS 1 AND 2, 2007, : 55 - +
  • [22] Exploring and Enhancing the Performance of Parallel IDS on Multi-Core Processors
    Jiang, Haiyang
    Yang, Jianhua
    Xie, Gaogang
    TRUSTCOM 2011: 2011 INTERNATIONAL JOINT CONFERENCE OF IEEE TRUSTCOM-11/IEEE ICESS-11/FCST-11, 2011, : 673 - 680
  • [23] Improving Parallel Code Performance for Systems with Dual-Core Processors
    Emeny, Susan
    Spetka, Scott
    Ramseyer, George
    Linderman, Richard
    PROCEEDINGS OF THE HPCMP USERS GROUP CONFERENCE 2008, 2008, : 418 - +
  • [24] Performance evaluation of Intel's quad core processors for embedded applications
    Abdel-Qader, Jareer H.
    Walker, Roger S.
    WSEAS Transactions on Computers, 2010, 9 (11): : 1265 - 1276
  • [25] Improving Adaptability and Per-Core Performance of Many-Core Processors Through Reconfiguration
    Tameesh Suri
    Aneesh Aggarwal
    International Journal of Parallel Programming, 2010, 38 : 203 - 224
  • [26] Improving Adaptability and Per-Core Performance of Many-Core Processors Through Reconfiguration
    Suri, Tameesh
    Aggarwal, Aneesh
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2010, 38 (3-4) : 203 - 224
  • [27] 高端新军 Intel Core 2 Duo E6750
    鞠道霖
    个人电脑, 2007, (08) : 52 - 52
  • [28] Performance analysis of network-on-chip in many-core processors
    Bhaskar, A. Vijaya
    Venkatesh, T. G.
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2021, 147 : 196 - 208
  • [29] An empirical performance evaluation of SYCL on ARM multi-core processors
    Liang, Hanzheng
    Deng, Chencheng
    Zhang, Peng
    Fang, Jianbin
    Tang, Tao
    Huang, Chun
    CCF TRANSACTIONS ON HIGH PERFORMANCE COMPUTING, 2025, 7 (01) : 1 - 16
  • [30] Scaling the Performance of Network Intrusion Detection with Many-core Processors
    Nam, Jaehyun
    Jamshed, Muhammad
    Choi, Byungkwon
    Han, Dongsu
    Park, KyoungSoo
    ELEVENTH 2015 ACM/IEEE SYMPOSIUM ON ARCHITECTURES FOR NETWORKING AND COMMUNICATIONS SYSTEMS, 2015, : 191 - 192