Performance Study of Core2Duo Desktop Processors

被引:0
|
作者
Saif, Abduljalil R. A. [1 ]
Bin Jumari, Kasmiran [1 ]
机构
[1] Univ Kebangsaan Malaysia, Elect Elect & Syst Engn Dept, Bangi 43600, Selangor, Malaysia
关键词
Core2Duo; OpenMP; Memory performance; Benchmarks;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The multicore processors turned out to open the doors to make the desktop to have parallel and high performance capability. In this paper, the performance study for these systems is presented, in which the studies were carried out on the Intel's Core2Duo processor with an OpenMP programming integrated into Microsoft visual studio C++ 2005 and Intel C++ 10.1.020 compiler. Using multithreaded programming, this paper provides the performance measurement for dual core over a single core and assessing the performance of the OpenMP multithreaded programming on a Core2Duo processor. The speedup of dual-core over a single core and the behaviour of Core2Duo processor with OpenMP programming are reported. Our results reveal that the Core2Duo performance with OpenMP multithreaded programming falls behind the Core2Duo performance in a sequential mode when the workload exceeds the size of the L2 cache, also the dual core speedup drops drastically to about 1.1. Finally we measured the performance using the Stream and Stream2 benchmarks and analyse the running results.
引用
收藏
页码:515 / 519
页数:5
相关论文
共 50 条
  • [11] An analytical study of resource division and its impact on power and performance of multi-core processors
    Saravanan Vijayalakshmi
    Alagan Anpalagan
    D. P. Kothari
    Isaac Woungang
    Mohammad S. Obaidat
    The Journal of Supercomputing, 2014, 68 : 1265 - 1279
  • [13] Performance of Graph Analytics Applications on Many-Core Processors
    Wise, Jenna
    Lederman, Emily
    Kumar, Manoj
    Pattnaik, Pratap
    2018 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2018,
  • [14] Performance optimisation of sequential programs on multi-core processors
    Tristram, Waide
    Bradshaw, Karen
    PROCEEDINGS OF THE SOUTH AFRICAN INSTITUTE FOR COMPUTER SCIENTISTS AND INFORMATION TECHNOLOGISTS CONFERENCE, 2012, : 119 - 128
  • [15] Framework for Rapid Performance Estimation of Embedded Soft Core Processors
    Wijesundera, Deshya
    Prakash, Alok
    Srikanthan, Thambipillai
    Ihalage, Achintha
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2018, 11 (02)
  • [16] Dual core processors: Coupled queues: Transient performance evaluation
    Salma, Shaik
    Ramamurthy, Garimella
    HELIYON, 2023, 9 (09)
  • [17] Performance Optimization of Multi-Core Processors using Core Hopping - Thermal and Structural
    Lingampalli, Sunil
    Mirza, Fahad
    Raman, Thiagarajan
    Agonafer, Dereje
    2012 28TH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM (SEMI-THERM), 2012, : 112 - 117
  • [18] The Cache-Core Architecture to Enhance the Memory Performance on Multi-Core Processors
    Mori, Yosuke
    Kise, Kenji
    2009 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES (PDCAT 2009), 2009, : 445 - 450
  • [19] A study of performance metrics for DSP processors
    Hollick, MA
    Jimeneze, E
    Davies, K
    Rosado, E
    2001 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-VI, PROCEEDINGS: VOL I: SPEECH PROCESSING 1; VOL II: SPEECH PROCESSING 2 IND TECHNOL TRACK DESIGN & IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS NEURALNETWORKS FOR SIGNAL PROCESSING; VOL III: IMAGE & MULTIDIMENSIONAL SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING - VOL IV: SIGNAL PROCESSING FOR COMMUNICATIONS; VOL V: SIGNAL PROCESSING EDUCATION SENSOR ARRAY & MULTICHANNEL SIGNAL PROCESSING AUDIO & ELECTROACOUSTICS; VOL VI: SIGNAL PROCESSING THEORY & METHODS STUDENT FORUM, 2001, : 4028 - 4028
  • [20] Experimental Study of Multithreading to Improve Memory Hierarchy Performance of Multi-core Processors for Scientific Applications
    Bajrovic, Enes
    Mehofer, Eduard
    CISIS: 2009 INTERNATIONAL CONFERENCE ON COMPLEX, INTELLIGENT AND SOFTWARE INTENSIVE SYSTEMS, VOLS 1 AND 2, 2009, : 645 - 650