An efficient architecture for JPEG2000 coprocessor

被引:9
|
作者
Wu, BF [1 ]
Lin, CF [1 ]
机构
[1] Natl Chiao Tung Univ, Elect & Control Engn Dept, Hsinchu, Taiwan
关键词
JPEG2000; DWT; EBCOT; code block; quad code block;
D O I
10.1109/TCE.2004.1362517
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
JPEG2000 is a new international standard for still image compression. It provides various functions in one single coding stream and the better compression quality than the traditional JPEG, especially in the high compression ratio. However, the heavy computation and large internal memory requirement still restrict the consumer electronics applications. In this paper, we propose a QCB (quad code block)-based DWT method to achieve the higher parallelism than the traditional DWT approach of JPEG2000 coding process. Based on the QCB-based DWT engine, three code blocks con be completely generated after every fixed time slice recursively. Thus, the DWT and EBCOT processors can process simultaneously and the high computational EBCOT then has the higher parallelism of the JPEG2000 encoding system. By changing the output timing of the DWT process and parallelizing with EBCOT, the internal tile memory size can be reduced by a factor of 4. The memory access cycles between the internal tile memory and the code block memory also decrease with the smooth encoding flow(1).
引用
收藏
页码:1183 / 1189
页数:7
相关论文
共 50 条
  • [41] A High Performance MQ Decoder Architecture in JPEG2000
    Horrigue, Layla
    Saidani, Taoufik
    Ghodhbane, Refka
    Atri, Mohamed
    2014 WORLD CONGRESS ON COMPUTER APPLICATIONS AND INFORMATION SYSTEMS (WCCAIS), 2014,
  • [42] Scalable design framework for JPEG2000 system architecture
    Tsutsui, H
    Masuzaki, T
    Hayashi, Y
    Taki, Y
    Izumi, T
    Onoye, T
    Nakamura, Y
    ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2004, 3189 : 296 - 308
  • [43] High throughput rate EBCOT architecture for JPEG2000
    Chiang, JS
    Chang, CH
    Lin, YS
    Hsieh, CY
    PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 610 - 613
  • [44] DICOM/JPEG2000 CLIENT/SERVER ARCHITECTURE IMPLEMENTATION
    Dragan, Dinu
    Ivetic, Dragan
    ENVIRONMENTAL, HEALTH AND HUMANITY ISSUES IN THE DOWN DANUBIAN REGION: MULTIDISCIPLINARY APPROACHES, 2009, : 25 - 33
  • [45] A HIGH-PERFORMANCE ARCHITECTURE OF JPEG2000 ENCODER
    Modrzyk, Damian
    Staworko, Michal
    19TH EUROPEAN SIGNAL PROCESSING CONFERENCE (EUSIPCO-2011), 2011, : 569 - 573
  • [46] Efficient DWT-EBCOT combined VLSI architecture with low memory for JPEG2000
    State Key Lab. of Integrated Service Networks, Xidian Univ., Xi'an 710071, China
    Dianzi Yu Xinxi Xuebao, 2009, 3 (731-735):
  • [47] A high throughput and memory efficient EBCOT architecture for JPEG2000 in digital camera applications
    Lai, YK
    Chen, LF
    Huang, TL
    ICCE: 2005 INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS, DIGEST OF TECHNICAL PAPERS, 2005, : 449 - 450
  • [48] High Speed and Memory Efficient Parallel Bit Plane Coding Architecture for JPEG2000
    Suman, Tenugu
    Chatterjee, Sumit Kumar
    Chakrabarti, Indrajit
    SIXTH INDIAN CONFERENCE ON COMPUTER VISION, GRAPHICS & IMAGE PROCESSING ICVGIP 2008, 2008, : 232 - 237
  • [49] A cycle-efficient sample-parallel EBCOT architecture for JPEG2000 encoder
    Xing, Z
    Ye, Y
    Xing, Q
    Tao, W
    Shen, HB
    PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON INTELLIGENT MULTIMEDIA, VIDEO AND SPEECH PROCESSING, 2004, : 386 - 389