Fuse-N: Framework for Unified Simulation Environment for Network-on-chip

被引:0
|
作者
Raina, Ashwini [1 ]
Muthukumar, V. [1 ]
机构
[1] Univ Nevada, Dept Elect & Comp Engn, Las Vegas, NV 89154 USA
关键词
NoC; Simulation framework; Scheduling; etc;
D O I
10.1109/ITNG.2009.237
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Current uni-processor centric modeling methodology does not address the new design challenges introduced by MPSoCs, thus calling for efficient simulation frameworks capable of capturing the interplay between the application, the architecture, and the network. Addressing these new challenges requires a framework that assists the designer at different abstraction levels of system design. This paper concentrates on developing a framework for unified simulation environment for NoCs (fuse-N) which simplifies the design space exploration for NoCs by offering a comprehensive simulation support. The framework synthesizes the network infrastructure and the communication model and optimizes application mapping for design constraints. The proposed framework is a hardware-software co-design implementation using SystemC 2.1 and C++. Simulation results show the various design space explorations that can be performed by our framework.
引用
收藏
页码:871 / 876
页数:6
相关论文
共 50 条
  • [1] OCCN: A network-on-chip modeling and simulation framework
    Coppola, M
    Curaba, S
    Grammatikakis, MD
    Maruccia, G
    Papariello, F
    DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2004, : 174 - 179
  • [2] An Accurate Power and Temperature Simulation Framework for Network-on-Chip
    Yang, Jianxun
    Cao, Shan
    PROCEEDINGS OF 2016 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), 2016, : 166 - 171
  • [3] A complete network-on-chip emulation framework
    Genko, N
    Atienza, D
    De Micheli, G
    Mendias, JM
    Hermida, R
    Catthoor, F
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 246 - 251
  • [4] Network-on-Chip Architecture Exploration Framework
    Schoenwaldt, Timo
    Zimmermann, Jochen
    Bringmann, Oliver
    Rosenstiel, Wolfgang
    PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, : 375 - 382
  • [5] A Network-on-Chip system-level simulation environment supporting asynchronous router
    Xin, Ling
    Choy, Chiu-Sing
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1241 - 1244
  • [6] Simulation Environment for Design and Verification of Network-on-Chip and Multi-core Systems
    Khan, Gul N.
    Dumitriu, Victor
    2009 IEEE INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS & SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS (MASCOTS), 2009, : 403 - 411
  • [7] Unified Testing and Security Framework for Wireless Network-on-Chip Enabled Multi-Core Chips
    Vashist, Abhishek
    Keats, Andrew
    Dinakarrao, Sai Manoj Pudukotai
    Ganguly, Amlan
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2019, 18 (05)
  • [8] SecONet: A Security Framework for a Photonic Network-on-Chip
    Bashir, Janibul
    Goodchild, Chandran
    Sarangi, Smruti Ranjan
    2020 14TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), 2020,
  • [9] A MapReduce framework implementation for Network-on-Chip platforms
    Gyftakis, Konstantinos
    Anagnostopoulos, Iraklis
    Soudris, Dimitrios
    Reisis, Dionysios
    2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2014, : 120 - 123
  • [10] Accelerating Network-on-Chip Simulation via Sampling
    Dai, Wenbo
    Jerger, Natalie Enright
    2014 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE (ISPASS), 2014, : 135 - 136