OpenNVM: An Open-Sourced FPGA-based NVM Controller for Low Level Memory Characterization

被引:0
|
作者
Zhang, Jie [1 ]
Park, Gieseo [2 ]
Shihab, Mustafa M. [2 ]
Donofrio, David [3 ]
Shalf, John [3 ]
Jung, Myoungsoo [1 ]
机构
[1] Yonsei Univ, Sch Integrated Technol, Seoul 120749, South Korea
[2] Univ Texas Dallas, Dept EE, Richardson, TX 75083 USA
[3] Lawrence Berkeley Natl Lab, Comp Architecture Lab, Berkeley, CA USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Accurate characterization of real device samples is essential for understanding the true potential of the emerging non-volatile memories (NVMs) and identifying their optimal placement in the memory hierarchy. Even though, NVM devices are now available from different manufacturers, lack of an appropriate NVM controller and evaluation platform in the public domain is the main challenge in extracting empirical data from these real devices. In this paper, we present Open-NVM, an open-sourced, highly configurable FPGA based evaluation/characterization platform for various NVM technologies. Through our OpenNVM, this work reveals important low-level NVM characteristics, including i) static and dynamic latency disparity, ii) error rate variation, iii) power consumption behavior, vi) interrelationship between frequency and NVM operational current. In addition, we also examine state-of-the-art write-once-memory (WOM) codes on a real NVM device and study diverse system-level performance impacts based on our findings. All FPGA source code and detailed information of our hardware design is ready to be open-sourced and downloaded for free.
引用
收藏
页码:666 / 673
页数:8
相关论文
共 26 条
  • [21] Data-reuse exploration under an on-chip memory constraint for low-power FPGA-based systems
    Liu, Q.
    Constantinides, G. A.
    Masselos, K.
    Cheung, P. Y. K.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2009, 3 (03): : 235 - 246
  • [22] Ultra-low power logic in memory with commercial grade memristors and FPGA-based smart-IMPLY architecture
    Benatti, Lorenzo
    Zanotti, Tommaso
    Pavan, Paolo
    Puglisi, Francesco Maria
    MICROELECTRONIC ENGINEERING, 2023, 280
  • [23] Leveraging Open Source Platforms and High-Level Synthesis for the Design of FPGA-Based 10 GbE Active Network Probes
    Ruiz, M.
    Sutter, G.
    Lopez-Buedo, S.
    Ramos, J.
    Lopez de Vergara, J. E.
    Aracil, J.
    2015 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2015,
  • [24] An FPGA-Based Embedded System for Portable and Cost-Efficient Bio-sensing A Low-Cost Controller for Biomedical Diagnosis
    Lee, Ikho
    Kim, Byungsub
    Lee, Seung-Woo
    Lee, Ki-Young
    Yi, Hyunjung
    2015 IEEE INTERNATIONAL CIRCUITS AND SYSTEMS SYMPOSIUM (ICSYS), 2015, : 1 - 6
  • [25] FPGA-Based Controller for a Permanent-Magnet Synchronous Motor Drive Based on a Four-Level Active-Clamped DC-AC Converter
    Nicolas-Apruzzese, Joan
    Lupon, Emili
    Busquets-Monge, Sergio
    Conesa, Alfonso
    Bordonau, Josep
    Garcia-Rojas, Gabriel
    ENERGIES, 2018, 11 (10)
  • [26] Development and Test of Klystron Linearization Packages for FPGA-based Low Level RF Control Systems of ILC-like Electron Accelerators
    Omet, M.
    Michizono, S.
    Matsumoto, T.
    Miura, T.
    Qiu, F.
    Schlarb, H.
    Branlard, J.
    Cichalewski, W.
    Chase, B.
    Varghese, P.
    2014 19TH IEEE-NPSS REAL TIME CONFERENCE (RT), 2014,