FPGA-based experimentation for tmr structure and evolutionary approach of self-recovering

被引:0
|
作者
Yuan Liang
Huang Feiyun
Liu Wenbing
Liu Wenjie
机构
来源
PROCEEDINGS OF THE FIRST INTERNATIONAL CONFERENCE ON MAINTENANCE ENGINEERING | 2006年
关键词
TMR; EHW; FPGA; fault tolerance;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
According to the basic principle of TMR (Three module redundancy) and EHW, (Evolvable Hardware) technique, the paper discussed in the detail about a fault-tolerance and self-recovery system with FPGA chips and VHDL language. Then, an experiment environment was designed and created, which could be used for further study of some tangible evolution work and function testing systems. Based on this, an improved TMR structure was finished as an example. So, if there comes an abnormal result in the output of any I of the 3 modules, it will be corrected immediately, and if there are constant malfunctions in a module, it could be bypassed, and a self-recovery process for the corresponding circuit could then be launched. Then, a new circuit that can be used for the replacement will be designed by evolutionary algorithms, and downloaded to the under-testing controller automatically to replace the damaged circuit. The experiment shows that this TMR-EHW approach increased the reliability of the system when it is exposed to EMI.
引用
收藏
页码:172 / 179
页数:8
相关论文
共 50 条
  • [21] Self-correction of FPGA-based control units
    Skliarova, I
    EMBEDDED SOFTWARE AND SYSTEMS, PROCEEDINGS, 2005, 3820 : 310 - 319
  • [22] Self-Configurable FPGA-Based Computer Systems
    Melnyk, Anatoliy
    Melnyk, Viktor
    ADVANCES IN ELECTRICAL AND COMPUTER ENGINEERING, 2013, 13 (02) : 33 - 38
  • [23] Self-checking of FPGA-based control units
    Levin, I
    Sinelnikov, V
    NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 292 - 295
  • [24] An FPGA-Based PID Controller Design for Chaos Synchronization by Evolutionary Programming
    Yau, Her-Terng
    Pu, Yu-Chi
    Li, Simon Cimin
    DISCRETE DYNAMICS IN NATURE AND SOCIETY, 2011, 2011
  • [25] An educational tool for designing DC motor control systems through FPGA-based experimentation
    Guzman-Ramirez, E.
    Garcia, I.
    Guerrero, E.
    Pacheco, C.
    INTERNATIONAL JOURNAL OF ELECTRICAL ENGINEERING EDUCATION, 2015, 52 (01) : 22 - 38
  • [26] FPGA-based Digital Twin Approach for Design and Test
    Schulz, Peter
    Ungar, Louis Y.
    2023 IEEE AUTOTESTCON, 2023,
  • [27] A STRUCTURED APPROACH TO WAVEFORM DELIVERY FOR FPGA-BASED DESIGNS
    Nguyen, Hieu
    Chapman, Joseph
    Wagner, Karl
    2008 IEEE MILITARY COMMUNICATIONS CONFERENCE: MILCOM 2008, VOLS 1-7, 2008, : 2636 - 2641
  • [28] New approach FPGA-based implementation of discontinuous SVPWM
    Sutikno, Tole
    Jidin, Auzani
    Idris, Nik Rumzi Nik
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2010, 18 (04) : 499 - 514
  • [29] The structure of FPGA-based cyclic-code converters
    Palagin A.
    Opanasenko V.
    Krivoi S.
    Optical Memory and Neural Networks (Information Optics), 2013, 22 (04): : 207 - 216
  • [30] TOWARDS BOUNDED ERROR RECOVERY TIME IN FPGA-BASED TMR CIRCUITS USING DYNAMIC PARTIAL RECONFIGURATION
    Cetin, Ediz
    Diessel, Oliver
    Gong, Lingkan
    Lai, Victor
    2013 23RD INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2013) PROCEEDINGS, 2013,