DETRIMENTAL IMPACT OF TECHNOLOGICAL PROCESSES ON BTI RELIABILITY OF ADVANCED HIGH-K/METAL GATE STACKS

被引：14

作者：

Garros, X. ^{[1
]}

Casse, M. ^{[1
]}

Fenouillet-Beranger, C. ^{[2
]}

Reimbold, G. ^{[1
]}

Martin, F. ^{[1
]}

Gaumer, C. ^{[1
]}

Wiemer, C. ^{[3
]}

Perego, M. ^{[3
]}

Boulanger, F. ^{[1
]}

机构：

[1] CEA Leti, 17 Ave Martyrs, F-38054 Grenoble, France

[2] STMicroelect, F-38926 Crolles, France

[3] CNR INFM, Lab Nazionale MDM, I-200041 Agrate Brianza, Italy

来源：

2009 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, VOLS 1 AND 2 | 2009年

关键词：

METAL GATE; HFO2; SILICON; STATES;

D O I：

10.1109/IRPS.2009.5173279

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

A systematic study of mobility performances and Bias Temperature Instability (BTI) reliability was done on a large variety of advanced dielectric stacks. We clearly demonstrate that mobility performances and NBTI reliability are strongly correlated and that they are affected by the diffusion of nitrogen species N at the Si interface. Reducing the metal gate thickness favors the reduction of mobility degradations and NBTI, but, also strongly enhances PBTI, due to a complex set of reactions in the gate oxide. An optimum gate thickness must be found to obtain an acceptable trade off between device performance and reliability requirements.

引用

页码：362 / +

页数：2

共 50 条

[41] BTI reliability of advanced gate stacks for Beyond-Silicon devices: challenges and opportunities
Groeseneken, G.
Franco, J.
Cho, M.
Kaczer, B.
Toledano-Luque, M.
Roussel, Ph.
Kauerauf, T.
Alian, A.
Mitard, J.
Arimura, H.
Lin, D.
Waldron, N.
Sioncke, S.
Witters, L.
Mertens, H.
Ragnarsson, L. -A.
Heyns, M.
Collaert, N.
Thean, A.
Steegen, A.
2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2014,
[42] Extraction of Trap Parameters for High-K Gate Stacks
Kar, S.
Rawat, S.
PHYSICS AND TECHNOLOGY OF HIGH-K GATE DIELECTRICS 6, 2008, 16 (05): : 111 - 120
[43] Band engineering in the high-k dielectrics gate stacks
Wang, S. J.
Dong, Y. F.
Feng, Y. P.
Huan, A. C. H.
MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) : 2332 - 2335
[44] Theoretical analysis of high-k dielectric gate stacks
Demkov, A. A.
Sharia, O.
Lee, J. K.
MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) : 2032 - 2034
[45] Advanced nanoanalysis of high-k dielectric stacks
MacKenzie, M.
Craven, A. J.
McComb, D. W.
De Gendt, S.
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2006, 153 (09) : F215 - F218
[46] Challenges in the characterization and modeling of BTI induced variability in Metal Gate/High-k CMOS technologies
Kerber, A.
Nigam, T.
2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
[47] Chemical processing and materials compatibility of high-K dielectric materials for advanced gate stacks
Guan, JJ
Gale, GW
Bersuker, G
Jackson, M
Huff, HR
ULTRA CLEAN PROCESSING OF SILICON SURFACES 2000, 2001, 76-77 : 19 - 22
[48] XPS Study on Chemical Bonding States of High-k Gate Stacks for Advanced CMOS
Nohira, Hiroshi
DIELECTRICS FOR NANOSYSTEMS 4: MATERIALS SCIENCE, PROCESSING, RELIABILITY, AND MANUFACTURING, 2010, 28 (02): : 129 - 137
[49] Impact of physical vapor deposition-based In situ fabrication method on metal/high-k gate stacks
Watanabe, Heiji
Horie, Shinya
Minami, Takashi
Kitano, Naomu
Kosuda, Motomu
Shimura, Takayoshi
Yasutake, Kiyoshi
1910, Japan Society of Applied Physics, 1-12-3 Kudan-Kita,k Chiyoda-ku, Tokyo, 102, Japan (46):
[50] The impact of interface/border defect on performance and reliability of high-k/metal-gate CMOSFET
Yeh, Wen-Kuan
Chen, Po-Ying
Gan, Kwang-Jow
Wang, Jer-Chyi
Lai, Chao Sung
MICROELECTRONICS RELIABILITY, 2013, 53 (02) : 265 - 269

← 1 2 3 4 5 →