Polycrystalline silicon thin-film transistor with self-aligned SiGe raised source/drain

被引:19
|
作者
Peng, DZ [1 ]
Chang, TC
Shih, PS
Zan, HW
Huang, TY
Chang, CY
Liu, PT
机构
[1] Natl Chiao Tung Univ, Inst Elect, Hsinchu 30039, Taiwan
[2] Natl Sun Yat Sen Univ, Dept Phys, Kaohsiung 80424, Taiwan
[3] Natl Nano Device Lab, Hsinchu 300, Taiwan
关键词
D O I
10.1063/1.1528727
中图分类号
O59 [应用物理学];
学科分类号
摘要
We have fabricated a polycrystalline silicon thin-film transistor with self-aligned SiGe raised source/drain (SiGe-RSD TFT). The SiGe-RSD regions were grown selectively by ultrahigh vacuum chemical vapor deposition at 550 degreesC. It was observed that, with SiH4 and GeH4 gas flow rates of 5 and 2 sccm, respectively, the poly-SiGe could be selectively grown up to 100 nm for source/drain regions. The resultant transistor structure features an ultrathin active channel region (20 nm) and a self-aligned thick source/drain region (120 nm), which is ideally suited for optimum performance. The significant improvements in electrical characteristics, such as higher turn-on current, lower leakage current, and higher drain breakdown voltage have been observed in the SiGe-RSD TFT, compared to the conventional TFT counterpart. These results indicate that TFTs with SiGe raised source/drain structure would be highly promising for ultrathin TFTs applications. (C) 2002 American Institute of Physics.
引用
收藏
页码:4763 / 4765
页数:3
相关论文
共 50 条
  • [11] Novel fabrication method for polycrystalline silicon thin-film transistors with a self-aligned lightly doped drain structure
    Kobayashi, Kazuhiro
    Murai, Hiroyuki
    Sakamoto, Takao
    Baert, Kris
    Tokioka, Hidetada
    Sugawara, Takashi
    Masutani, Yuuichi
    Namizaki, Hirofumi
    Nunoshita, Masahiro
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 1993, 32 (1 B): : 469 - 473
  • [12] A Bottom-Gate Metal-Oxide Thin-Film Transistor With Self-Aligned Source/Drain Regions
    Xia, Zhihe
    Lu, Lei
    Li, Jiapeng
    Kwok, Hoi-Sing
    Wong, Man
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (07) : 2820 - 2826
  • [13] Performance study of self-aligned amorphous silicon thin-film transistor circuits
    Lu, JP
    Rei, P
    Lujan, R
    Boyce, JB
    PROCEEDINGS OF THE FOURTH SYMPOSIUM ON THIN FILM TRANSISTOR TECHNOLOGIES, 1999, 98 (22): : 392 - 399
  • [14] A polycrystalline silicon thin-film transistor with self-aligned metal electrodes formed using aluminum-induced crystallization
    Zhang, Dongli
    Chow, Thomas
    Wong, Man
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (08) : 2181 - 2186
  • [15] An amorphous silicon thin-film transistor with fully self-aligned top gate structure
    Powell, MJ
    Glasse, C
    Green, PW
    French, ID
    Stemp, IJ
    IEEE ELECTRON DEVICE LETTERS, 2000, 21 (03) : 104 - 106
  • [16] Self-Aligned Indium-Gallium-Zinc Oxide Thin-Film Transistor With Source/Drain Regions Doped by Implanted Arsenic
    Chen, Rongsheng
    Zhou, Wei
    Zhang, Meng
    Wong, Man
    Kwok, Hoi Sing
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (01) : 60 - 62
  • [17] A novel self-aligned field induced drain polycrystalline silicon thin film transistor fabricated by using a selective side etch process
    Liao, Ta-Chuan
    Wu, Chun-Yu
    Chien, Feng-Tso
    Tsai, Chun-Chien
    Chen, Hsiu-Hsin
    Kung, Chung-Yuan
    Cheng, Huang-Chung
    Amorphous and Polycrystalline Thin-Film Silicon Science and Technology 2006, 2007, 910 : 621 - 626
  • [18] Self-Aligned Indium-Gallium-Zinc Oxide Thin-Film Transistor With Phosphorus-Doped Source/Drain Regions
    Chen, Rongsheng
    Zhou, Wei
    Zhang, Meng
    Wong, Man
    Kwok, Hoi-Sing
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (08) : 1150 - 1152
  • [19] Novel low-temperature polysilicon thin-film transistors with a self-aligned gate and raised source/drain formed by the damascene process
    Chang, Kow Ming
    Lin, Gin Min
    Yang, Guo Liang
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (09) : 806 - 808
  • [20] A new self-aligned offset staggered polysilicon thin-film transistor
    Han, JI
    Yang, GY
    Han, CH
    IEEE ELECTRON DEVICE LETTERS, 1999, 20 (08) : 381 - 383