Novel fabrication method for polycrystalline silicon thin-film transistors with a self-aligned lightly doped drain structure

被引:5
|
作者
Kobayashi, Kazuhiro [1 ]
Murai, Hiroyuki [1 ]
Sakamoto, Takao [1 ]
Baert, Kris [1 ]
Tokioka, Hidetada [1 ]
Sugawara, Takashi [1 ]
Masutani, Yuuichi [1 ]
Namizaki, Hirofumi [1 ]
Nunoshita, Masahiro [1 ]
机构
[1] Mitsubishi Electric Corp, Hyogo, Japan
关键词
12;
D O I
10.1143/JJAP.32.469
中图分类号
学科分类号
摘要
引用
收藏
页码:469 / 473
相关论文
共 50 条
  • [1] A NOVEL FABRICATION METHOD FOR POLYCRYSTALLINE SILICON THIN-FILM TRANSISTORS WITH A SELF-ALIGNED LIGHTLY DOPED DRAIN STRUCTURE
    KOBAYASHI, K
    MURAI, H
    SAKAMOTO, T
    BAERT, K
    TOKIOKA, H
    SUGAWARA, T
    MASUTANI, Y
    NAMIZAKI, H
    NUNOSHITA, M
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1993, 32 (1B): : 469 - 473
  • [2] INVERTED THIN-FILM TRANSISTORS WITH A SIMPLE SELF-ALIGNED LIGHTLY DOPED DRAIN STRUCTURE
    LIU, CT
    YU, CHD
    KORNBLIT, A
    LEE, KH
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (12) : 2803 - 2809
  • [3] SELF-ALIGNED POLYCRYSTALLINE SILICON THIN-FILM TRANSISTORS BY LASER IMPLANTATION
    COXON, P
    LLOYD, M
    MIGLIORATO, P
    APPLIED PHYSICS LETTERS, 1986, 48 (26) : 1785 - 1786
  • [4] Self-aligned fabrication of thin-film transistors with field-induced drain
    Yu, CM
    Lin, HC
    Lin, CY
    Yeh, KL
    Huang, TY
    Lei, TF
    SOLID-STATE ELECTRONICS, 2002, 46 (08) : 1091 - 1095
  • [5] Fabrication of low-temperature poly-Si thin film transistors with self-aligned graded lightly doped drain structure
    Cheng, HC
    Lin, CW
    Cheng, LJ
    Tseng, CH
    Chang, TK
    Peng, YC
    Wang, WT
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2002, 5 (01) : G1 - G3
  • [6] Polycrystalline silicon thin-film transistor with self-aligned SiGe raised source/drain
    Peng, DZ
    Chang, TC
    Shih, PS
    Zan, HW
    Huang, TY
    Chang, CY
    Liu, PT
    APPLIED PHYSICS LETTERS, 2002, 81 (25) : 4763 - 4765
  • [7] Novel Fabrication of Lightly Doped-Drain for Suppressing the Leakage Current in Polycrystalline Silicon Thin-Film Transistor
    Kim, Hyung Yoon
    Seok, Ki Hwan
    Kiaee, Zohreh
    Chae, Hee Jae
    Lee, Sol Kyu
    Lee, Yong Hee
    Joo, Seung Ki
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2017, 17 (05) : 3465 - 3468
  • [8] Low-frequency noise in gate overlapped lightly doped drain polycrystalline silicon thin-film transistors
    Giovannini, S
    Bove, A
    Valletta, A
    Mariucci, L
    Pecora, A
    Fortunato, G
    APPLIED PHYSICS LETTERS, 2000, 76 (22) : 3268 - 3270
  • [9] Polycrystalline-Silicon CMOS Thin-Film Transistors With T-Shaped Gate and Lightly Doped Drain
    Lee, Cheng-Kuei
    Chang, Hsun-Lin
    Chen, Kun-Mung
    Huang, Guo-Wei
    Kuo, Chien-Nan
    Li, Pei-Wen
    Lin, Horng-Chih
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (09) : 5414 - 5420
  • [10] A novel self-aligned polycrystalline silicon thin-film transistor using silicide layers
    Ryu, JI
    Kim, HC
    Kim, SK
    Jang, J
    IEEE ELECTRON DEVICE LETTERS, 1997, 18 (06) : 272 - 274