Acceleration techniques for chip-multiprocessor simulator debug

被引：0

作者：

Wang, Haixia ^{[1
]}

Wang, Dongsheng ^{[1
]}

Li, Peng ^{[1
]}

机构：

[1] Tsinghua Univ, Natl Lab Informat Sci & Technol, Res Inst Informat Technol, Beijing 100084, Peoples R China

来源：

ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS | 2006年 / 4186卷

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

By exploring thread-level parallelism, chip multiprocessor (CMP) can dramatically improve the performance of server and commercial applications. However, complex CMP chip architecture made debugging work time-consuming and rather hard. In this paper, based on the experience of debugging CMP simulator ThumpCMP, we present a set of acceleration techniques, including automatic cache-coherence check, fast error location, and workload rerun times reducing technique. The set of techniques have been demonstrated to be able to make CMP chip debugging work much easier and much faster.

引用

页码：509 / 515

页数：7

共 50 条

[41] PageNUCA: Selected Policies for Page-grain Locality Management in Large Shared Chip-multiprocessor Caches
Chaudhuri, Mainak
HPCA-15 2009: FIFTEENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2009, : 227 - 238
[42] Physical techniques for chip-backside IC debug in nanotechnologies
Boit, Christian
Schlangen, Rudolf
Kerst, Uwe
Lundquist, Ted
IEEE DESIGN & TEST OF COMPUTERS, 2008, 25 (03): : 250 - 257
[43] FIB techniques to debug flip-chip integrated circuits
Intel Corp, Santa Clara, United States
Semiconductor International, 1998, 21 (03): : 111 - 112
[44] DEBUG SYSTEM TARGETS MULTIPROCESSOR DESIGN
NOELCKE, G
COMPUTER DESIGN, 1986, 25 (20): : 105 - &
[45] An optically-enabled chip-multiprocessor architecture using a single-level shared optical cache memory
Maniotis, P.
Gitzenis, S.
Tassiulas, L.
Pleros, N.
OPTICAL SWITCHING AND NETWORKING, 2016, 22 : 54 - 68
[46] TraceDo: An on-chip trace system for real-time debug and optimization in multiprocessor SoC
Hu, Xiao
Ma, Pengyong
Chen, Shunting
Guo, Yang
Fang, Xing
PARALLEL AND DISTRIBUTED PROCESSING AND APPLICATIONS, 2006, 4330 : 806 - +
[47] High-Speed Optical Cache Memory as Single-Level Shared Cache in Chip-Multiprocessor architectures
Maniotis, P.
Gitzenis, S.
Tassiulas, L.
Pleros, N.
2015 WORKSHOP ON EXPLOITING SILICON PHOTONICS FOR ENERGY-EFFICIENT HIGH PERFORMANCE COMPUTING (SIPHOTONICS), 2014, : 1 - 8
[48] LEMap: Controlling Leakage in Large Chip-multiprocessor Caches via Profile-guided Virtual Address Translation
Chandarlapati, Jugash
Chaudhuri, Mainak
2007 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, VOLS, 1 AND 2, 2007, : 423 - 430
[49] Chip multiprocessor architecture: Techniques to improve throughput and latency
Olukotun, Kunle
Hammond, Lance
Laudon, James
Synthesis Lectures on Computer Architecture, 2007, 3 : 1 - 149
[50] A system-on-chip vector multiprocessor for transmission line modelling acceleration
Chouliaras, VA
Flint, JA
Li, YB
Nunez-Yanez, JL
2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 568 - 572

← 1 2 3 4 5 →