Proactive Thermal-Budget-Based Beltway Routing Algorithm for Thermal-Aware 3D NoC Systems

被引:0
|
作者
Kuo, Che-Chuan [1 ]
Chen, Kun-Chih [1 ]
Chang, En-Lui [1 ]
Wu, An-Yeu [1 ]
机构
[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 10617, Taiwan
关键词
Thermal Budget; Proactive Routing; 3D NoC; 3D IC; ON-CHIP; MANAGEMENT;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The thermal problems of three-dimensional Network-on-Chip (3D NoC) systems become more serious because of die stacking. Besides, for high-performance requirement, the minimal adaptive routing algorithms result in unbalanced traffic load and worse temperature distribution in the system. On the other hand, the conventional selection strategies determine the routing path based on the traffic information, which leads to unawareness of the potential thermal hotspot and huge performance impact. To solve the problems, in this paper, we first define a novel thermal-aware routing index, Mean Time To Throttle (MTTT), which represents the remaining active time of the node before the temperature achieves the alarming level. Based on the information of MTTT, we propose a Proactive Thermal-Budget-Based Beltway Routing ((PTBR)-R-3) to balance the temperature distribution of the NoC system. The experimental results show that the proposed (PTBR)-R-3 can help to reduce the number of throttled nodes by 25.56%similar to 86.95% and improve network throughput by around 15.04%similar to 19.87%.
引用
收藏
页数:4
相关论文
共 50 条
  • [21] Thermal-Aware Floorplanning for 3D MPSoCs
    Ayala, Jose L.
    IEEE DESIGN & TEST OF COMPUTERS, 2011, 28 (02): : 78 - 78
  • [22] Thermal-Aware Placement and Routing for 3D Optical Networks-on-Chips
    Jiao, Fengxian
    Dong, Sheqin
    Yu, Bei
    Li, Bing
    Schlichtmann, Ulf
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [23] HRC: A 3D NoC Architecture with Genuine Support for Runtime Thermal-Aware Task Management
    Wang, Xiaohang
    Jiang, Yingtao
    Yang, Mei
    Li, Hong
    Mak, Terrence
    IEEE TRANSACTIONS ON COMPUTERS, 2017, 66 (10) : 1676 - 1688
  • [24] STTAR: A Traffic- and Thermal-Aware Adaptive Routing for 3D Network-on-Chip Systems
    Fang, Juan
    Mao, Yunfei
    Cai, Min
    Zhao, Li'ang
    Chen, Huijie
    Xiang, Wei
    CMC-COMPUTERS MATERIALS & CONTINUA, 2022, 72 (03): : 5531 - 5545
  • [25] Thermal-aware incremental floorplanning for 3D ICs
    Li, Xin
    Ma, Yuchun
    Hong, Xianlong
    Dong, Sheqin
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1092 - 1095
  • [26] Interconnect and thermal-aware floorplanning for 3D microprocessors
    Hung, W. -L.
    Link, G. M.
    Xie, Yuan
    Vijaykrishnan, N.
    Irwin, M. J.
    ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 98 - +
  • [27] Thermal-Aware Memory Mapping in 3D Designs
    Hsieh, Ang-Chih
    Hwang, TingTing
    DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1361 - 1366
  • [28] Thermal-Aware Memory Mapping in 3D Designs
    Hsieh, Ang-Chih
    Hwang, Tingting
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 13 (01)
  • [29] Q-Thermal: A Q-Learning-Based Thermal-Aware Routing Algorithm for 3-D Network On-Chips
    Shahabinejad, Narges
    Beitollahi, Hakem
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (09): : 1482 - 1490
  • [30] TherWare: Thermal-Aware Placement and Routing Framework for 3D FPGAs with Location-Based Heat Balance
    Huang, Ya-Shih
    Chang, Han-Yuan
    Huang, Juinn-Dar
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2015, E98A (08) : 1796 - 1805