共 50 条
- [21] Thermal-Aware Floorplanning for 3D MPSoCs IEEE DESIGN & TEST OF COMPUTERS, 2011, 28 (02): : 78 - 78
- [22] Thermal-Aware Placement and Routing for 3D Optical Networks-on-Chips 2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
- [24] STTAR: A Traffic- and Thermal-Aware Adaptive Routing for 3D Network-on-Chip Systems CMC-COMPUTERS MATERIALS & CONTINUA, 2022, 72 (03): : 5531 - 5545
- [25] Thermal-aware incremental floorplanning for 3D ICs ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1092 - 1095
- [26] Interconnect and thermal-aware floorplanning for 3D microprocessors ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 98 - +
- [27] Thermal-Aware Memory Mapping in 3D Designs DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1361 - 1366
- [29] Q-Thermal: A Q-Learning-Based Thermal-Aware Routing Algorithm for 3-D Network On-Chips IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (09): : 1482 - 1490