THE HYBRID FREQUENCY SYNTHESIZER BASED ON DDS AND TWO-LOOP PLL

被引：0

作者：

Romashov, V. V. ^{[1
]}

Khramov, K. K. ^{[1
]}

Yakimenko, K. A. ^{[1
]}

机构：

[1] Vladimir State Univ, Murom Inst Branch, 23 Orlovskaya Str, Murom 602264, Vladimir Reg, Russia

来源：

2014 24TH INTERNATIONAL CRIMEAN CONFERENCE MICROWAVE & TELECOMMUNICATION TECHNOLOGY (CRIMICO) | 2014年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Applying the PLL system as a multiplier of direct digital synthesizers (DDS) output frequency in hybrid frequency synthesizers was analyzed in this paper. Increasing of DDS output frequency helps to reduce the division ratio in the feedback loop and, as consequence, decrease the phase noise level. It was proved that the PLL multiplier makes a significant contribution to the phase noise level of the hybrid synthesizer. The comparison of noise performances of the hybrid synthesizer and two-loop PLL system was performed.

引用

页码：294 / 295

页数：2

共 50 条

[41] FAST FREQUENCY-SYNTHESIZER BASED ON PLL AND A CONTINUOUS PHASE DIVIDER
WULICH, D
BAR, M
KOST, O
INTERNATIONAL JOURNAL OF ELECTRONICS, 1991, 70 (05) : 891 - 899
[42] Design of a PLL based frequency synthesizer for multi-standard transceivers
Shawkey, HA
Elsimary, HA
Salama, AE
Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 1150 - 1154
[43] Behavioral Modeling and Simulation of Dual Cascaded PLL Based Frequency Synthesizer
Telba, Ahmed
Qasim, Syed Manzoor
Noras, James M.
Almashary, Bandar
El Ela, Mohd. A.
JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2009, 4 (04): : 321 - 334
[44] Design of serial input PLL frequency synthesizer
Deng, YX
Yu, GW
2000 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: ELECTRONIC COMMUNICATION SYSTEMS, 2000, : 209 - 212
[45] PLL frequency synthesizer with an auxiliary programmable divider
Sumi, Y
Obote, S
Kitai, N
Furuhashi, R
Matsuda, Y
Fukui, Y
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2: ANALOG AND DIGITAL CIRCUITS, 1999, : 532 - 536
[46] Behavioural modelling and simulation of dual cascaded PLL based frequency synthesizer
Telba, A. A.
Qasim, S. M.
Noras, J. M.
Almashary, B.
El Ela, M. A.
MIXDES 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS:, 2007, : 407 - 411
[47] Design of Frequency Synthesizer Based on PLL Architecture at X-band
Huang, Dong-Yi
Zhu, Xiao-Wei
Yang, Xian-Long
Qiu, Lu
Yan, Shi-Hang
2024 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY, ICMMT, 2024,
[48] Design of an integrated CMOS PLL frequency synthesizer
Sinha, S
11TH IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, PROCEEDINGS, 2002, : 220 - 224
[49] A SELF-FREQUENCY PRESET PLL SYNTHESIZER
SEKI, K
KATO, S
IEICE TRANSACTIONS ON COMMUNICATIONS, 1993, E76B (05) : 473 - 479
[50] A DDS-based PLL for 2.4-GHz frequency synthesis
Bonfanti, A
Amorosa, F
Samori, C
Lacaita, AL
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2003, 50 (12) : 1007 - 1010

← 1 2 3 4 5 →