THE HYBRID FREQUENCY SYNTHESIZER BASED ON DDS AND TWO-LOOP PLL

被引：0
|
作者：
Romashov, V. V. [1 ]
Khramov, K. K. [1 ]
Yakimenko, K. A. [1 ]
机构：
[1] Vladimir State Univ, Murom Inst Branch, 23 Orlovskaya Str, Murom 602264, Vladimir Reg, Russia
来源：
2014 24TH INTERNATIONAL CRIMEAN CONFERENCE MICROWAVE & TELECOMMUNICATION TECHNOLOGY (CRIMICO) | 2014年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Applying the PLL system as a multiplier of direct digital synthesizers (DDS) output frequency in hybrid frequency synthesizers was analyzed in this paper. Increasing of DDS output frequency helps to reduce the division ratio in the feedback loop and, as consequence, decrease the phase noise level. It was proved that the PLL multiplier makes a significant contribution to the phase noise level of the hybrid synthesizer. The comparison of noise performances of the hybrid synthesizer and two-loop PLL system was performed.
引用
收藏
页码：294 / 295
页数：2
相关论文
共 50 条
  • [31] A High Performance Frequency Synthesis Method Based on PLL and DDS
    Yang, Dongying
    Xu, Jianhua
    Du, Huiwen
    2020 INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY (ICMMT 2020 ONLINE), 2020,
  • [32] A VLSI Implementation of a Frequency Synthesizer Based on a Charge Pump PLL
    Bozomitu, Radu Gabriel
    Cehan, Vlad
    Barabasa, Constantin
    Cojan, Neculai
    2014 IEEE 20TH INTERNATIONAL SYMPOSIUM FOR DESIGN AND TECHNOLOGY IN ELECTRONIC PACKAGING (SIITME), 2014, : 141 - 144
  • [33] A new CMOS wideband PLL-based frequency synthesizer
    Wang, HY
    Lin, M
    Li, YM
    Chen, HY
    SCS 2003: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2003, : 237 - 240
  • [34] PLL BASED FREQUENCY SYNTHESIZER IMPLEMENTED WITH AN ACTIVE INDUCTOR OSCILLATOR
    Sinha, S.
    du Plessis, M.
    SAIEE AFRICA RESEARCH JOURNAL, 2006, 97 (03): : 237 - 242
  • [35] Dead-zone-less PLL frequency synthesizer by hybrid phase detectors
    Sumi, Y
    Obote, S
    Kitai, N
    Furuhashi, R
    Ishii, H
    Matsuda, Y
    Fukui, Y
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4: IMAGE AND VIDEO PROCESSING, MULTIMEDIA, AND COMMUNICATIONS, 1999, : 410 - 414
  • [36] Dead-zone-less PLL frequency synthesizer by hybrid phase detectors
    Sumi, Yasuaki
    Obote, Shigeki
    Kitai, Naoki
    Furuhashi, Ryousuke
    Ishii, Hidekazu
    Matsuda, Yoshitaka
    Fukui, Yutaka
    Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 4
  • [37] A Fast Automatic Frequency Calibration (AFC) Scheme for Phase-Locked Loop (PLL) Frequency Synthesizer
    Jeong, Chan-Young
    Choi, Dong-Ho
    Yoo, Changsik
    RFIC: 2009 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2009, : 527 - 530
  • [38] Low Phase Noise S-band PLL Frequency Synthesizer Using DDS and Offset Mixing Techniques
    Choi, Jaehung
    Kim, Minsu
    Shin, Seungha
    Yang, Youngoo
    APMC: 2009 ASIA PACIFIC MICROWAVE CONFERENCE, VOLS 1-5, 2009, : 1409 - +
  • [39] Two-Loop Frequency Stabilization Using Concomitant Parameter
    Yudin, V., I
    Taichenachev, A., V
    Basalaev, M. Yu
    Zanon-Willette, T.
    Pollock, J. W.
    Shuker, M.
    Donley, E. A.
    Kitching, J.
    2018 EUROPEAN FREQUENCY AND TIME FORUM (EFTF), 2018, : 348 - 351
  • [40] Wide Band PLL Frequency Synthesizer: A Survey
    Pawar, Shobha N.
    Mane, Pradeep B.
    2017 IEEE INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATION AND CONTROL (ICAC3), 2017,
12345