Variable-Precision Approximate Floating-Point Multiplier for Efficient Deep Learning Computation

被引:9
|
作者
Zhang, Hao [1 ]
Ko, Seok-Bum [2 ]
机构
[1] Ocean Univ China, Fac Informat Sci & Engn, Qingdao 266100, Peoples R China
[2] Univ Saskatchewan, Dept Elect & Comp Engn, Saskatoon, SK S7N 5A9, Canada
关键词
Deep learning; Encoding; Computer architecture; Computational efficiency; Circuits and systems; Adders; Hardware design languages; Approximate multiplier; posit format; deep learning computation; variable precision;
D O I
10.1109/TCSII.2022.3161005
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this brief, a variable-precision approximate floating-point multiplier is proposed for energy efficient deep learning computation. The proposed architecture supports approximate multiplication with BFloat16 format. As the input and output activations of deep learning models usually follow normal distribution, inspired by the posit format, for numbers with different values, different precisions can be applied to represent them. In the proposed architecture, posit encoding is used to change the level of approximation, and the precision of the computation is controlled by the value of product exponent. For large exponent, smaller precision multiplication is applied to mantissa and for small exponent, higher precision computation is applied. Truncation is used as approximate method in the proposed design while the number of bit positions to be truncated is controlled by the values of the product exponent. The proposed design can achieve 19% area reduction and 42% power reduction compared to the normal BFloat16 multiplier. When applying the proposed multiplier in deep learning computation, almost the same accuracy as that of normal BFloat16 multiplier can be achieved.
引用
收藏
页码:2503 / 2507
页数:5
相关论文
共 50 条
  • [31] High-precision floating-point arithmetic in scientific computation
    Bailey, DH
    COMPUTING IN SCIENCE & ENGINEERING, 2005, 7 (03) : 54 - 61
  • [32] FLOATING-POINT CELLULAR-LOGIC MULTIPLIER WITH VARIABLE DYNAMIC RANGE
    EDWARDS, CR
    ELECTRONICS LETTERS, 1971, 7 (25) : 747 - &
  • [33] PARALLEL CELLULAR FLOATING-POINT MULTIPLIER
    FRECON, L
    ELECTRONICS LETTERS, 1970, 6 (08) : 226 - &
  • [34] Reduced-Precision Floating-Point Formats on GPUs for High Performance and Energy Efficient Computation
    Mukunoki, Daichi
    Imamura, Toshiyuki
    2016 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING (CLUSTER), 2016, : 144 - 145
  • [35] Fused Multiply-Add for Variable Precision Floating-Point
    Nannarelli, Alberto
    32ND IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (IEEE SOCC 2019), 2019, : 342 - 347
  • [36] Precision modeling of floating-point applications for variable bitwidth computing
    Zhao, ZH
    Leeser, M
    ERSA'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2003, : 208 - 214
  • [37] Dual fixed-point: An efficient alternative to floating-point computation
    Ewe, CT
    Cheung, PYK
    Constantinides, GA
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 200 - 208
  • [38] Seamless Compiler Integration of Variable Precision Floating-Point Arithmetic
    Jost, Tiago Trevisan
    Durand, Yves
    Fabre, Christian
    Cohen, Albert
    Perrot, Frederic
    CGO '21: PROCEEDINGS OF THE 2021 IEEE/ACM INTERNATIONAL SYMPOSIUM ON CODE GENERATION AND OPTIMIZATION (CGO), 2021, : 65 - 76
  • [39] Accurate Floating-point Operation using Controlled Floating-point Precision
    Zaki, Ahmad M.
    Bahaa-Eldin, Ayman M.
    El-Shafey, Mohamed H.
    Aly, Gamal M.
    2011 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING (PACRIM), 2011, : 696 - 701
  • [40] Design of a hardware-efficient floating-point multiplier with dynamic segmentation
    Tegazzini, Luca
    Di Meo, Gennaro
    De Caro, Davide
    Strollo, Antonio G. M.
    2024 19TH CONFERENCE ON PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, PRIME 2024, 2024,