Variable-Precision Approximate Floating-Point Multiplier for Efficient Deep Learning Computation

被引:9
|
作者
Zhang, Hao [1 ]
Ko, Seok-Bum [2 ]
机构
[1] Ocean Univ China, Fac Informat Sci & Engn, Qingdao 266100, Peoples R China
[2] Univ Saskatchewan, Dept Elect & Comp Engn, Saskatoon, SK S7N 5A9, Canada
关键词
Deep learning; Encoding; Computer architecture; Computational efficiency; Circuits and systems; Adders; Hardware design languages; Approximate multiplier; posit format; deep learning computation; variable precision;
D O I
10.1109/TCSII.2022.3161005
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this brief, a variable-precision approximate floating-point multiplier is proposed for energy efficient deep learning computation. The proposed architecture supports approximate multiplication with BFloat16 format. As the input and output activations of deep learning models usually follow normal distribution, inspired by the posit format, for numbers with different values, different precisions can be applied to represent them. In the proposed architecture, posit encoding is used to change the level of approximation, and the precision of the computation is controlled by the value of product exponent. For large exponent, smaller precision multiplication is applied to mantissa and for small exponent, higher precision computation is applied. Truncation is used as approximate method in the proposed design while the number of bit positions to be truncated is controlled by the values of the product exponent. The proposed design can achieve 19% area reduction and 42% power reduction compared to the normal BFloat16 multiplier. When applying the proposed multiplier in deep learning computation, almost the same accuracy as that of normal BFloat16 multiplier can be achieved.
引用
收藏
页码:2503 / 2507
页数:5
相关论文
共 50 条
  • [21] An area-delay efficient single-precision floating-point multiplier for VLSI systems
    Anuradha
    Patel, Sujit Kumar
    Singhal, Subodh Kumar
    MICROPROCESSORS AND MICROSYSTEMS, 2023, 98
  • [22] Advanced components in the variable precision floating-point library
    Wang, Xiaojun
    Braganza, Sherman
    Leeser, Miriam
    FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2006, : 249 - +
  • [23] An Area-Efficient Iterative Single-Precision Floating-Point Multiplier Architecture for FPGA
    Kim, Sunwoong
    Rutenbar, Rob A.
    GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 87 - 92
  • [24] A Multi-Mode Energy-Efficient Double-Precision Floating-Point Multiplier
    Neela, Gopi
    Draper, Jeffrey
    2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 29 - 32
  • [25] Multiple-Precision Floating-Point Dot Product Unit for Efficient Convolution Computation
    Li, Kai
    Mao, Wei
    Xie, Xinang
    Cheng, Quan
    Xie, Huan
    Dong, Zhenjiang
    Yu, Hao
    2021 IEEE 3RD INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE CIRCUITS AND SYSTEMS (AICAS), 2021,
  • [26] A single/double precision floating-point multiplier design for multimedia applications
    Mersin University, Engineering Faculty, Department of Computer Science, 33342, Mersin, Turkey
    不详
    Istanb. Univ. J. Electr. Electron. Eng., 2009, 1 (827-831):
  • [27] Low power single precision BCD floating-point Vedic multiplier
    Ramya, V.
    Seshasayanan, R.
    MICROPROCESSORS AND MICROSYSTEMS, 2020, 72
  • [28] A SINGLE/DOUBLE PRECISION FLOATING-POINT MULTIPLIER DESIGN FOR MULTIMEDIA APPLICATIONS
    Ozbilen, Metin Mete
    Gok, Mustafa
    ISTANBUL UNIVERSITY-JOURNAL OF ELECTRICAL AND ELECTRONICS ENGINEERING, 2009, 9 (01): : 827 - 831
  • [29] Logarithm-approximate floating-point multiplier is applicable to power-efficient neural network training
    Cheng, TaiYu
    Masuda, Yukata
    Chen, Jun
    Yu, Jaehoon
    Hashimoto, Masanori
    INTEGRATION-THE VLSI JOURNAL, 2020, 74 : 19 - 31
  • [30] Performance Analysis of Single-Precision Floating-Point MAC for Deep Learning
    Jha, Gunjan
    John, Eugene
    2018 IEEE 61ST INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2018, : 885 - 888