NanoFS: a hardware-oriented file system

被引：1
|
作者：
Ruiz-de-Clavijo, P. [1 ]
Ostua, E. [1 ]
Juan, J. [1 ]
Bellido, M. J. [1 ]
Viejo, J. [1 ]
Guerrero, D. [1 ]
机构：
[1] Univ Seville, Dept Tecnol Elect, ETS Ingn Informat, E-41012 Seville, Spain
来源：
ELECTRONICS LETTERS | 2013年 / 49卷 / 19期
关键词：
embedded systems; formal specification; storage management; programmable device; file system specification; data fetch operation; file lookup; optimal hardware implementation; internal layout; storage-class memory; embedded system; hardware-oriented file system; NanoFS;
D O I：
10.1049/el.2013.1961
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
NanoFS is a novel file system for embedded systems and storage-class memories (like flash) and is specially designed to be directly implemented in hardware. NanoFS is based on an original internal layout intended to achieve an optimal hardware implementation of the file system's file lookup and data fetch operations. File system specification on a sample reader module completely implemented in a programmable device is introduced.
引用
收藏
页码：1216 / 1218
页数：2
相关论文
共 50 条
  • [21] An efficient hardware-oriented stereo matching algorithm
    Cocorullo, Giuseppe
    Corsonello, Pasquale
    Frustaci, Fabio
    Perri, Stefania
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 46 : 21 - 33
  • [22] A simulation study of hardware-oriented DSM approaches
    Grujic, A
    Tomasevic, M
    Milutinovic, V
    IEEE PARALLEL & DISTRIBUTED TECHNOLOGY, 1996, 4 (01): : 74 - 83
  • [23] TCHo TB A hardware-oriented trapdoor cipher
    Aumasson, Jean-Philippe
    Finiasz, Matthieu
    Meier, Willi
    Vaudenay, Serge
    INFORMATION SECURITY AND PRIVACY, PROCEEDINGS, 2007, 4586 : 184 - +
  • [24] A hardware-oriented histogram of oriented gradients algorithm and its VLSI implementation
    Zhang, Xiangyu
    An, Fengwei
    Nakashima, Ikki
    Luo, Aiwen
    Chen, Lei
    Ishii, Idaku
    Mattausch, Hans Juergen
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2017, 56 (04)
  • [25] Hardware-oriented Low Complexity Motion Estimation for HEVC
    Ito, Yoshiki
    Song, Tian
    Shi, Wen
    Katayama, Takafumi
    Shimamoto, Takashi
    2018 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2018,
  • [26] An Efficient Spiking Neuron Hardware System Based on the Hardware-Oriented Modified Izhikevich Neuron (HOMIN) Model
    Leigh, Alexander J.
    Mirhassani, Mitra
    Muscedere, Roberto
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (12) : 3377 - 3381
  • [27] An Efficient Spiking Neuron Hardware System Based on the Hardware-Oriented Modified Izhikevich Neuron (HOMIN) Model
    Leigh, Alexander J.
    Mirhassani, Mitra
    Muscedere, Roberto
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [28] Spectrally Efficient Backscatter Systems: A Hardware-Oriented Survey
    Alhassoun, Mohammad
    IEEE ACCESS, 2023, 11 : 8332 - 8344
  • [29] A Hardware-Oriented Echo State Network for FPGA Implementation
    Honda, Kentaro
    Tamukoh, Hakaru
    PROCEEDINGS OF THE 2020 INTERNATIONAL CONFERENCE ON ARTIFICIAL LIFE AND ROBOTICS (ICAROB2020), 2020, : 187 - 190
  • [30] FPGA Implementation of Hardware-Oriented Chaotic Boltzmann Machines
    Kawashima, Ichiro
    Morie, Takashi
    Tamukoh, Hakaru
    IEEE ACCESS, 2020, 8 : 204360 - 204377
12345