A Single Layer Architecture to FPGA Implementation of BP Artificial Neural Network

被引：1
|
作者：
Liu Shoushan [1 ]
Chen Yan [1 ]
Xu Wenshang [1 ]
Zhang Tongjun [1 ]
机构：
[1] Shandong Univ Sci & Technol, Coll Informat & Elect Engn, Qingdao, Peoples R China
来源：
2010 2ND INTERNATIONAL ASIA CONFERENCE ON INFORMATICS IN CONTROL, AUTOMATION AND ROBOTICS (CAR 2010), VOL 2 | 2010年
关键词：
neural network; architecture; hardware implementation; FPGA;
D O I：
10.1109/CAR.2010.5456553
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
Based on discussions of the hardware implementations of artificial neural network (ANN), the single layer architecture to FPGA of the back propagation artificial neural network (BP ANN) is proposed. To construct the single layer architecture, the computing blocks of BP ANN are presented. The construction of the single layer architecture is described. According the experiments of the implementation in FPGA and the defects classification in ultrasonic non destruction detection of carbon fibre reinforced plastic (CFRP), the single layer architecture of BP ANN performs well and can serve the applications.
引用
收藏
页码：258 / 264
页数：7
相关论文
共 50 条
  • [41] FPGA Implementation of an Evolving Spiking Neural Network
    Zuppicich, Alan
    Soltic, Snjezana
    ADVANCES IN NEURO-INFORMATION PROCESSING, PT I, 2009, 5506 : 1129 - 1136
  • [42] The New Algorithm of BP Artificial Neural Network
    Luo, Mao
    Song, Shaoyun
    PROCEEDINGS OF THE 2015 INTERNATIONAL SYMPOSIUM ON COMPUTERS & INFORMATICS, 2015, 13 : 1191 - 1197
  • [43] FPGA implementation of a neural network for character recognition
    Khan, Farrukh A.
    Uppal, Momin
    Song, Wang-Cheol
    Kang, Min-Jae
    Mirza, Anwar M.
    ADVANCES IN NEURAL NETWORKS - ISNN 2006, PT 3, PROCEEDINGS, 2006, 3973 : 1357 - 1365
  • [44] Pulse coupled neural network implementation in FPGA
    Waldemark, JTA
    Lindblad, T
    Lindsey, CS
    Waldemark, KE
    Oberg, J
    Millberg, M
    APPLICATIONS AND SCIENCE OF COMPUTATIONAL INTELLIGENCE, 1998, 3390 : 392 - 402
  • [45] Hierarchical artificial neural network architecture
    Speer, RK
    Moore, WE
    IEEE WORLD CONGRESS ON COMPUTATIONAL INTELLIGENCE, 1998, : 2146 - 2150
  • [46] Efficient Hardware Implementation of Artificial Neural Networks on FPGA
    Khalil, Kasem
    Mohaidat, Tamador
    Darwich, Mahmoud
    Kumar, Ashok
    Bayoumi, Magdy
    2024 IEEE 6TH INTERNATIONAL CONFERENCE ON AI CIRCUITS AND SYSTEMS, AICAS 2024, 2024, : 233 - 237
  • [47] IMPLEMENTATION OF HELICOID MACHINING WITH BP NEURAL NETWORK
    Jia Jianjun
    Li Jian
    PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON ADVANCED COMPUTER THEORY AND ENGINEERING (ICACTE 2009), VOLS 1 AND 2, 2009, : 221 - 227
  • [48] FPGA implementation of hierarchical memory architecture for network processors
    Liu, Z
    Zheng, K
    Liu, B
    2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 295 - 298
  • [49] FPGA Implementation of a Bearing Fault Classification System Based on an Envelope Analysis and Artificial Neural Network
    Toumi, Yassine
    Bengherbia, Billel
    Lachenani, Sidahmed
    Zmirli, Mohamed Ould
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2022, 47 (11) : 13955 - 13977
  • [50] FPGA Implementation of a Multilayer Artificial Neural Network using System-on-Chip Design Methodology
    Biradar, Ravikant G.
    Chatterjee, Abhishek
    Mishra, Prabhakar
    George, Koshy
    2015 INTERNATIONAL CONFERENCE ON COGNITIVE COMPUTING AND INFORMATION PROCESSING (CCIP), 2015,
12345